CN105226112B - A kind of preparation method of efficient crystal silicon solar batteries - Google Patents

A kind of preparation method of efficient crystal silicon solar batteries Download PDF

Info

Publication number
CN105226112B
CN105226112B CN201510623359.9A CN201510623359A CN105226112B CN 105226112 B CN105226112 B CN 105226112B CN 201510623359 A CN201510623359 A CN 201510623359A CN 105226112 B CN105226112 B CN 105226112B
Authority
CN
China
Prior art keywords
prepared
silicon
preparation
silicon chip
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201510623359.9A
Other languages
Chinese (zh)
Other versions
CN105226112A (en
Inventor
黄钧林
周肃
范维涛
黄青松
黄惜惜
勾宪芳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CECEP Solar Energy Technology Zhenjiang Co Ltd
Original Assignee
CECEP Solar Energy Technology Zhenjiang Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CECEP Solar Energy Technology Zhenjiang Co Ltd filed Critical CECEP Solar Energy Technology Zhenjiang Co Ltd
Priority to CN201510623359.9A priority Critical patent/CN105226112B/en
Publication of CN105226112A publication Critical patent/CN105226112A/en
Application granted granted Critical
Publication of CN105226112B publication Critical patent/CN105226112B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0236Special surface textures
    • H01L31/02363Special surface textures of the semiconductor body itself, e.g. textured active layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0224Electrodes
    • H01L31/022408Electrodes for devices characterised by at least one potential jump barrier or surface barrier
    • H01L31/022425Electrodes for devices characterised by at least one potential jump barrier or surface barrier for solar cells
    • H01L31/022441Electrode arrangements specially adapted for back-contact solar cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/06Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier
    • H01L31/068Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells
    • H01L31/0682Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by at least one potential-jump barrier or surface barrier the potential barriers being only of the PN homojunction type, e.g. bulk silicon PN homojunction solar cells or thin film polycrystalline silicon PN homojunction solar cells back-junction, i.e. rearside emitter, solar cells, e.g. interdigitated base-emitter regions back-junction cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/1804Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof comprising only elements of Group IV of the Periodic System
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
    • Y02E10/547Monocrystalline silicon PV cells
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Abstract

The present invention discloses a kind of preparation method of efficient crystal silicon solar batteries, comprises the following steps:Wafer Cleaning;It is prepared by micro- compound matte of receiving;It is prepared by emitter stage;Silicon chip edge insulation, polished backside processing;It is prepared by positive silicon dioxide layer;Passivating back film preparation;It is prepared by front antireflection layer;Backside laser is slotted;It is prepared by full Al-BSF;Sintering;It is prepared by tin back electrode;Front lbg;It is prepared by front electrode;Annealing.The present invention is prepared for nano and micron composite structure matte using reactive ion etching or metal assistant chemical caustic solution, and absorbing for light is added comprehensively, conversion efficiency of solar cell can be effectively improved;The present invention prepares solar cell positive electrode using electroplating technology simultaneously, considerably reduces the use of noble metal, reduces production cost.

Description

A kind of preparation method of efficient crystal silicon solar batteries
Technical field
The present invention relates to the crystal silicon solar energy battery technology field in photovoltaic plant field, more particularly to a kind of efficient crystalline substance Silicon solar cell preparation method.
Background technology
With the development of photovoltaic industry, in cell piece production, the lifting of photoelectric transformation efficiency and battery manufacture cost Reduction is basic as whole theCourse of PV Industry.
In various solar cells, crystal silicon cell is always in occupation of most important status.In recent years, in the crystalline silicon sun Battery improves efficiency and achieves great achievement and progress in terms of reducing cost, further increases it in following photovoltaic industry Superiority.
At present, there are following two problems in the conventional use of technique of crystal silicon solar energy battery:First, by hair for many years Exhibition, battery efficiency to a bottleneck, optimizes on common process and carries effect low effort;Second, in technical process The noble metal used is more, causes with high costs.
The content of the invention
Goal of the invention:Present invention aims at there is provided a kind of system of crystal silicon solar batteries in view of the shortcomings of the prior art Preparation Method, reduces into production cost, improves battery efficiency.
Technical scheme:The preparation method of efficient crystal silicon solar batteries of the present invention, comprises the following steps:
(1)Wafer Cleaning:Cleaning silicon chip, removes damaged layer on surface of silicon slice;
(2)It is prepared by micro- compound matte of receiving:Micron order matte is prepared in front side of silicon wafer first, then using reactive ion etching Or metal Assisted Chemical Etching Process method prepares nanometer-scale texture, and it is nested on the micron order matte prepared before, is formed Receive micro- compound matte, then pass through chemical liquid cleaning silicon chip surface, optimization nanometer suede structure, remove the dirty grain of surface residual Son;
(3)It is prepared by emitter stage:Emitter stage is prepared using diffusion or ion implantation technology;
(4)Silicon chip edge insulation, polished backside processing and removal phosphorosilicate glass:Chemical corrosion method is first used, by silicon chip Front is protected with moisture film, and the back side is directly contacted with corrosive chemicals, then silicon chip is put into HF solution, silicon chip surface before removal The phosphorosilicate glass of formation;Chemicals chemically reacts with silicon chip back side and edge, so as to remove the PN junction at edge, the back side is with changing Product contact is more, and reaction is more fierce, so that the processing being polished;
(5)It is prepared by positive silicon dioxide layer:Layer of silicon dioxide is generated in front side of silicon wafer;
(6)Passivating back film preparation:The composite membrane of one layer of alundum (Al2O3)+silicon nitride is prepared in silicon chip back side;
(7)It is prepared by front antireflection layer:Dual layer nitride silicon layer is deposited in front side of silicon wafer, antireflection layer is used as;
(8)Backside laser is slotted:Slotted by laser in silicon chip back side;
(9)It is prepared by full Al-BSF:Using silk-screen printing technique, full Al-BSF is prepared in silicon chip back side printing aluminium paste;
(10)Sintering:Silicon chip is sintered;
(11)It is prepared by tin back electrode:Using ultrasonic assistant welding manner, tin back electrode is directly welded in Al-BSF;
(12)Front lbg:Slotted by laser in front side of silicon wafer;
(13)It is prepared by front electrode:First nickel coating and layers of copper, then silver coating, are used as front electrode;
(14)Annealing:Silicon chip is annealed.
Further preferably technical scheme is the present invention, step(2)Middle reactive ion etching method prepares nanometer-scale texture Method be:Nanometer-scale texture is etched in front side of silicon wafer by the plasma of oxygen, chlorine or sulfur tetrafluoride gas formation.
Preferably, step(2)The method that middle metal Assisted Chemical Etching Process method prepares nanometer-scale texture is:Using metal from Sub- induced chemical corrosion reaction is carried out, so that in front side of silicon wafer formation nanometer-scale texture.
Preferably, step(2)The solution on middle cleaning silicon chip surface is BOE and hydrogen peroxide and DI water mixed solutions.
Preferably, step(6)Described in the preparation method of backside passivation film be:Using plasma strengthens chemical vapor deposition Alundum (Al2O3)+silicon nitride structure prepared by area method, the wherein thickness of alundum (Al2O3) are 5 ~ 30 nm, and the thickness of silicon nitride is 60~150 nm。
Preferably, step(6)Described in passivating back membrane preparation method be:First three are prepared using atomic layer deposition method to aoxidize Two aluminium, thickness is 5 ~ 25 nm, then using plasma enhancing chemical vapour deposition technique prepares silicon nitride after process annealing, And be superimposed upon on alundum (Al2O3), the thickness of silicon nitride is 60 ~ 150 nm.
Preferably, step(5)The preparation method of middle front silica is:Using Ozone oxidation method or thermal oxidation method, Layer of silicon dioxide is grown in silicon chip surface, its thickness is 2 ~ 10 nm.
Preferably, step(7)Middle front antireflection layer preparation method is:Using plasma strengthens chemical vapour deposition technique Double-layer silicon nitride is deposited, wherein first layer thickness is 15 ~ 30 nm, and refractive index is 2.15 ~ 2.3;Second layer thickness is 50 ~ 60 Nm, refractive index is 2.0 ~ 2.1.
Preferably, step(8)Middle backside laser fluting is used as light source, fluting number using nanosecond green glow or psec ultraviolet light It it is 40 ~ 150 μm for 90 ~ 150, groove width.
Preferably, step(12)Middle front lbg is using psec ultraviolet light as light source, and fluting number is 90 ~ 150 Root, 20 ~ 40 μm of groove width.
Preferably, step(3)The square resistance of middle emitter stage is 95 ~ 100 ohm.
Preferably, step(13)The preparation method of middle front electrode is:First chemical nickel plating, nickel layer thickness is 2 ~ 5 μm, so Photoinduction electro-coppering being used afterwards, copper layer thickness is 15 ~ 25 μm, chemical silvering finally being used again, silver thickness is 3 ~ 6 μm.
Beneficial effect:(1)The present invention is using reactive ion etching or metal assistant chemical caustic solution in micron order matte On the basis of prepare nanometer-scale texture, so as to form nano and micron composite structure matte, reflectivity is substantially less than the reflection of existing matte Rate, adds absorbing for light comprehensively, can effectively improve conversion efficiency of solar cell;The present invention uses electroplating technology simultaneously Solar cell positive electrode is prepared, the use of noble metal is considerably reduced, reduces production cost;
(2)Technique is combined present invention employs edge insulation and polished backside, edge PN junction, anti-leak-stopping can be removed Electricity, can play the effect of polished backside again, and remove phosphorosilicate glass, improve battery conversion efficiency;
(3)The present invention is in the front generation layer of silicon dioxide layer of silicon chip, and can play effectively prevents power station end potential from luring Lead decay(PID)The occurrence of, front passivation effect is served again;
(4)The present invention prepares the composite membrane of one layer of alundum (Al2O3)+silicon nitride, fully passivation silicon chip table in silicon chip back side Face, the energy of sunshine is taken full advantage of from electrical point;
(5)The method that the silicon chip back side electrode of the present invention welds tin using ultrasonic assistant, can reduce cost, reduce The use of noble metal, can play good electric action again.
Brief description of the drawings
Fig. 1 is the process chart of the preparation method of efficient crystal silicon solar batteries of the present invention.
Embodiment
Technical solution of the present invention is described in detail below by accompanying drawing, but protection scope of the present invention is not limited to The embodiment.
Silicon chip uses p-type polysilicon piece in following examples.
Embodiment 1:(1)Cleaning silicon chip;(2)Prepared in front side of silicon wafer using reactive ion etching method and receive micro- combination fine hair Face, reuses BOE and hydrogen peroxide and DI water mixed solution cleaning silicon chips surface;(3)Emitter stage is prepared using diffusion technique, launched The square resistance of pole is 95 ohm;(4)Front side of silicon wafer is protected with moisture film, and the back side is directly contacted with corrosive chemicals, removes edge PN junction and surface phosphorosilicate glass, while polished backside, polished backside back reflection rate is controlled 30;(5)Using Ozone oxidation method, Layer of silicon dioxide is grown in silicon chip surface, thickness is 2nm;(6)Strengthen chemical vapor deposition in silicon chip back side using plasma Area method(That is PECVD)Alundum (Al2O3)+silicon nitride composite membrane is prepared, the wherein thickness of alundum (Al2O3) is 5 nm, silicon nitride Thickness is 60 nm;(7)Double-layer silicon nitride is deposited as antireflection layer in front side of silicon wafer using PECVD methods, wherein the first thickness Spend for 15 nm, refractive index is 2.15;Second layer thickness is 50nm, and refractive index is 2.0;(8)Using nanosecond green glow as light source, In silicon chip back side fluting, fluting number is 90, groove width is 40 μm;(9)Using silk-screen printing technique, in silicon chip back side printing Aluminium paste prepares full Al-BSF;(10)Silicon chip is sintered using Fast Sintering stove, peak value furnace temperature is at 600 DEG C, and the time is 1min; (11)Using ultrasonic assistant welding manner, tin back electrode is directly welded in Al-BSF;(12)Using psec ultraviolet light conduct Light source is slotted in front side of silicon wafer, and fluting number is 90,20 μm of groove width;(13)In the first chemical nickel plating of front side of silicon wafer, nickel layer thickness For 2 μm, then using photoinduction electro-coppering, copper layer thickness is 15 μm, and chemical silvering is finally used again, and silver thickness is 3 μm, It is used as front electrode;(14)Using quick anneal oven to wafer anneal, solar battery sheet sample 1 is obtained.
Embodiment 2:(1)Cleaning silicon chip;(2)Received in front side of silicon wafer using the preparation of metal Assisted Chemical Etching Process method micro- compound Matte, reuses BOE and hydrogen peroxide and DI water mixed solution cleaning silicon chips surface;(3)Prepared and launched using ion implantation technology Pole, the square resistance of emitter stage is 100 ohm;(4)Front side of silicon wafer is protected with moisture film, and the back side is directly contacted with corrosive chemicals, Edge PN junction and surface phosphorosilicate glass are removed, while polished backside, polished backside back reflection rate is controlled 33;(5)Using hot oxygen Change method, layer of silicon dioxide is grown in silicon chip surface, and thickness is 10 nm;(6)Atomic layer deposition method is first used in silicon chip back side (That is ALD)Prepare alundum (Al2O3), thickness is 25 nm, then silicon nitride prepared using PECVD methods after process annealing, and It is superimposed upon on alundum (Al2O3), the thickness of silicon nitride is 150 nm;(7)Double-deck nitrogen is deposited in front side of silicon wafer using PECVD methods SiClx is 30 nm as antireflection layer, wherein first layer thickness, and refractive index is 2.3;Second layer thickness is 60 nm, and refractive index is 2.1;(8)Using psec ultraviolet light as light source, in silicon chip back side fluting, fluting number is 150, groove width is 150 μm;(9) Using silk-screen printing technique, full Al-BSF is prepared in silicon chip back side printing aluminium paste;(10)Silicon chip is carried out using Fast Sintering stove Sintering, peak value furnace temperature is at 900 DEG C, and the time is 1min;(11)Using ultrasonic assistant welding manner, directly welded in Al-BSF Tin back electrode;(12)Slotted using psec ultraviolet light as light source in front side of silicon wafer, fluting number is 150,40 μm of groove width; (13)In the first chemical nickel plating of front side of silicon wafer, nickel layer thickness is 5 μm, then using photoinduction electro-coppering, and copper layer thickness is 25 μm, Chemical silvering is finally used again, and silver thickness is 6 μm, is used as front electrode;(14)Using quick anneal oven to wafer anneal, obtain To solar battery sheet sample 2.
Embodiment 3:(1)Cleaning silicon chip;(2)Received in front side of silicon wafer using the preparation of metal Assisted Chemical Etching Process method micro- compound Matte, reuses BOE and hydrogen peroxide and DI water mixed solution cleaning silicon chips surface;(3)Prepared and launched using ion implantation technology Pole, the square resistance of emitter stage is 95 ohm;(4)Front side of silicon wafer is protected with moisture film, and the back side is directly contacted with corrosive chemicals, is gone Except edge PN junction and surface phosphorosilicate glass, while polished backside, polished backside back reflection rate is controlled 30;(5)Using thermal oxide Method, grows layer of silicon dioxide, thickness is 2nm in silicon chip surface;(6)First three are prepared in silicon chip back side using ALD methods to aoxidize Two aluminium, thickness is 5 nm, then using PECVD methods prepares silicon nitride after process annealing, and is superimposed upon on alundum (Al2O3), The thickness of silicon nitride is 60 nm;(7)Double-layer silicon nitride is deposited as antireflection layer in front side of silicon wafer using PECVD methods, wherein First layer thickness is 15 nm, and refractive index is 2.15;Second layer thickness is 50nm, and refractive index is 2.0;(8)Using psec ultraviolet light As light source, in silicon chip back side fluting, fluting number is 90, groove width is 40 μm;(9)Using silk-screen printing technique, in silicon chip Back up aluminium paste prepares full Al-BSF;(10)Silicon chip is sintered using Fast Sintering stove, peak value furnace temperature at 600 DEG C, when Between be 1min;(11)Using ultrasonic assistant welding manner, tin back electrode is directly welded in Al-BSF;(12)It is purple using psec Outer light is slotted as light source in front side of silicon wafer, and fluting number is 90,20 μm of groove width;(13)In the first chemical nickel plating of front side of silicon wafer, Nickel layer thickness is 2 μm, then using photoinduction electro-coppering, and copper layer thickness is 15 μm, and chemical silvering is finally used again, and silver layer is thick Spend for 3 μm, be used as front electrode;(14)Using quick anneal oven to wafer anneal, solar battery sheet sample 3 is obtained.
Embodiment 4:(1)Cleaning silicon chip;(2)Prepared in front side of silicon wafer using reactive ion etching method and receive micro- combination fine hair Face, reuses BOE and hydrogen peroxide and DI water mixed solution cleaning silicon chips surface;(3)Emitter stage is prepared using diffusion technique, launched The square resistance of pole is 98 ohm;(4)Front side of silicon wafer is protected with moisture film, and the back side is directly contacted with corrosive chemicals, removes edge PN junction and surface phosphorosilicate glass, while polished backside, polished backside back reflection rate is controlled 31;(5)Using Ozone oxidation method, Layer of silicon dioxide is grown in silicon chip surface, thickness is 6 nm;(6)Three oxidations two are prepared using PECVD methods in silicon chip back side Aluminium+silicon nitride composite membrane, the wherein thickness of alundum (Al2O3) are 15 nm, and the thickness of silicon nitride is 100 nm;(7)Using PECVD Method is in front side of silicon wafer deposition double-layer silicon nitride as antireflection layer, and wherein first layer thickness is 20 nm, and refractive index is 2.2;The Two thickness degree are 55 nm, and refractive index is 2.0;(8)Using nanosecond green glow as light source, in silicon chip back side fluting, fluting number is 120, groove width be 100 μm;(9)Using silk-screen printing technique, full Al-BSF is prepared in silicon chip back side printing aluminium paste;(10)Make Silicon chip is sintered with Fast Sintering stove, peak value furnace temperature is at 750 DEG C, and the time is 1min;(11)Welded using ultrasonic assistant Mode, directly welds tin back electrode in Al-BSF;(12)Slotted using psec ultraviolet light as light source in front side of silicon wafer, fluting Number is 120,30 μm of groove width;(13)In the first chemical nickel plating of front side of silicon wafer, nickel layer thickness is 4 μm, then using photoinduction Electro-coppering, copper layer thickness is 20 μm, and chemical silvering is finally used again, and silver thickness is 5 μm, is used as front electrode;(14)Adopt With quick anneal oven to wafer anneal, solar battery sheet sample 4 is obtained.
Comparative example:Using existing conventional producing line technology,(1)Cleaning silicon chip, is made in nitric acid, hydrofluoric acid mixed solution Suede;(2)Emitter stage is prepared using diffusion technique, the square resistance of emitter stage is 90 ohm;(3)Silicon chip removes edge PN junction and table Face phosphorosilicate glass;(4)Using Ozone oxidation method, layer of silicon dioxide is grown in silicon chip surface;(5)Existed using PECVD methods Front side of silicon wafer deposition double-layer silicon nitride is used as antireflection layer;( 6)Using silk-screen printing technique, back electrode, the back of the body of cell piece are prepared Electric field and positive electrode;(7)Silicon chip is sintered by Fast Sintering technique, solar cell sample 5 is obtained.This sample conduct Comparative example.
Sample 1,2,3,4 obtained by above-described embodiment is compared with the electrical property of the cell piece sample 5 of prior art, As a result it is as follows:
Sample sequence number Voc/V Isc/A FF/% Eta/%
1 0.6605 9.278 79.48 20.02
2 0.6635 9.135 79.54 19.81
3 0.6700 8.992 79.44 19.67
4 0.6691 9.182 79.55 20.08
Prior art 0.6323 8.764 78.76 18.27
As described above, although the present invention has been represented and described with reference to specific preferred embodiment, it must not be explained For to the limitation of itself of the invention., can be right under the premise of the spirit and scope of the present invention that appended claims are defined are not departed from Various changes can be made in the form and details for it.

Claims (7)

1. a kind of preparation method of efficient crystal silicon solar batteries, it is characterised in that comprise the following steps:
(1)Wafer Cleaning:Cleaning silicon chip, removes damaged layer on surface of silicon slice;
(2)It is prepared by micro- compound matte of receiving:Micron order matte is prepared in front side of silicon wafer first, then using reactive ion etching or gold Belong to Assisted Chemical Etching Process method and prepare nanometer-scale texture, and be nested on the micron order matte prepared before, formation is received micro- Compound matte, then pass through chemical liquid cleaning silicon chip surface, optimization nanometer suede structure, the removal dirty particle of surface residual;
(3)It is prepared by emitter stage:Emitter stage is prepared using diffusion or ion implantation technology;
(4)Silicon chip edge insulation, polished backside processing and removal phosphorosilicate glass:Chemical corrosion method is first used, by front side of silicon wafer Protected with moisture film, the back side is directly contacted with corrosive chemicals, then silicon chip is put into HF solution, silicon chip surface is formed before removal Phosphorosilicate glass;
(5)It is prepared by positive silicon dioxide layer:Layer of silicon dioxide is generated in front side of silicon wafer;
(6)Passivating back film preparation:Using plasma enhancing chemical vapour deposition technique prepares alundum (Al2O3)+silicon nitride knot The thickness of structure, wherein alundum (Al2O3) is 5 ~ 30 nm, and the thickness of silicon nitride is 60 ~ 150 nm;Or first use atomic layer deposition method Alundum (Al2O3) is prepared, thickness is 5 ~ 25 nm, then using plasma strengthens chemical vapour deposition technique system after process annealing Standby silicon nitride, and be superimposed upon on alundum (Al2O3), the thickness of silicon nitride is 60 ~ 150 nm;
(7)It is prepared by front antireflection layer:Using plasma strengthens chemical vapor deposition double-layer silicon nitride, wherein first Thickness degree is 15 ~ 30 nm, and refractive index is 2.15 ~ 2.3;Second layer thickness is 50 ~ 60 nm, and refractive index is 2.0 ~ 2.1;
(8)Backside laser is slotted:Slotted by laser in silicon chip back side;
(9)It is prepared by full Al-BSF:Using silk-screen printing technique, full Al-BSF is prepared in silicon chip back side printing aluminium paste;
(10)Sintering:Silicon chip is sintered;
(11)It is prepared by tin back electrode:Using ultrasonic assistant welding manner, tin back electrode is directly welded in Al-BSF;
(12)Front lbg:Slotted by laser in front side of silicon wafer;
(13)It is prepared by front electrode:First nickel coating and layers of copper, then silver coating, are used as front electrode;
(14)Annealing:Silicon chip is annealed.
2. the preparation method of efficient crystal silicon solar batteries according to claim 1, it is characterised in that step(2)In it is anti- Answer ion etching process prepare nanometer-scale texture method be:Pass through the plasma of oxygen, chlorine or sulfur tetrafluoride gas formation Body etches nanometer-scale texture in front side of silicon wafer.
3. the preparation method of efficient crystal silicon solar batteries according to claim 1, it is characterised in that step(2)Middle gold The method that category Assisted Chemical Etching Process method prepares nanometer-scale texture is:Carried out using the corrosion reaction of metal ion induced chemical, from And in front side of silicon wafer formation nanometer-scale texture.
4. the preparation method of the efficient crystal silicon solar batteries according to claim 1 ~ 3 any one, it is characterised in that step Suddenly(2)The chemical solution on middle cleaning silicon chip surface is BOE and hydrogen peroxide and DI water mixed solutions.
5. the preparation method of efficient crystal silicon solar batteries according to claim 1, it is characterised in that step(5)In just The preparation method of face silica is:Using Ozone oxidation method or thermal oxidation method, layer of silicon dioxide is grown in silicon chip surface, Its thickness is 2 ~ 10 nm.
6. the preparation method of efficient crystal silicon solar batteries according to claim 1, it is characterised in that step(8)The middle back of the body Face lbg is using nanosecond green glow or psec ultraviolet light as light source, and fluting number is 90 ~ 150, groove width is 40 ~ 150 μm.
7. the preparation method of efficient crystal silicon solar batteries according to claim 1, it is characterised in that step(12)In just Face lbg is using psec ultraviolet light as light source, and fluting number is 90 ~ 150,20 ~ 40 μm of groove width.
CN201510623359.9A 2015-09-25 2015-09-25 A kind of preparation method of efficient crystal silicon solar batteries Active CN105226112B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510623359.9A CN105226112B (en) 2015-09-25 2015-09-25 A kind of preparation method of efficient crystal silicon solar batteries

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510623359.9A CN105226112B (en) 2015-09-25 2015-09-25 A kind of preparation method of efficient crystal silicon solar batteries

Publications (2)

Publication Number Publication Date
CN105226112A CN105226112A (en) 2016-01-06
CN105226112B true CN105226112B (en) 2017-09-05

Family

ID=54994949

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510623359.9A Active CN105226112B (en) 2015-09-25 2015-09-25 A kind of preparation method of efficient crystal silicon solar batteries

Country Status (1)

Country Link
CN (1) CN105226112B (en)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106784164B (en) * 2017-01-22 2018-05-18 通威太阳能(成都)有限公司 A kind of solar cell preparation process of back side coating film processing
CN107221576A (en) * 2017-05-02 2017-09-29 中盛阳光新能源科技有限公司 It is a kind of to reduce the electrical connection methods of component package loss
CN110364589A (en) * 2018-04-09 2019-10-22 成都晔凡科技有限公司 Method and solar battery sheet of the preparation for the solar battery sheet of imbrication component
CN108550656B (en) * 2018-05-17 2023-11-21 苏州晶洲装备科技有限公司 Electric injection equilibrium annealing device
CN108695009A (en) * 2018-05-21 2018-10-23 江苏昊科汽车空调有限公司 Modified high-efficient crystal silicon solar batteries and preparation method thereof
CN109888060A (en) * 2019-03-15 2019-06-14 通威太阳能(合肥)有限公司 A kind of solar cell and preparation method thereof with three layers of passivation layer structure
CN110600583A (en) * 2019-09-20 2019-12-20 东方日升(常州)新能源有限公司 Low-cost low-contact-resistance metallization method suitable for solar cell
CN110676349B (en) * 2019-10-10 2022-02-01 浙江晶科能源有限公司 Preparation method of electroplated metallization electrode
CN110739366B (en) * 2019-10-16 2021-06-25 浙江爱旭太阳能科技有限公司 Method for repairing PERC solar cell back film laser grooving damage
CN111446327A (en) * 2020-02-28 2020-07-24 天津爱旭太阳能科技有限公司 Novel printing process of solar cell
CN111416012A (en) * 2020-05-02 2020-07-14 熵熠(上海)能源科技有限公司 Silicon heterojunction solar cell comprising silicon nitride antireflection layer and preparation method
CN111540676B (en) * 2020-05-11 2024-02-23 西安奕斯伟材料科技股份有限公司 Silicon wafer edge stripping method and silicon wafer

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102299198A (en) * 2011-05-27 2011-12-28 中山大学 Process for manufacturing silicon ribbon solar cell
CN103000763A (en) * 2012-11-29 2013-03-27 苏州阿特斯阳光电力科技有限公司 Suede structure of crystalline silicon solar cells and manufacture method thereof
CN103219428A (en) * 2013-04-12 2013-07-24 苏州大学 Textured structure of crystalline silicon solar cell and preparation method thereof
CN104009120A (en) * 2014-05-22 2014-08-27 奥特斯维能源(太仓)有限公司 Preparation method of N-type crystalline silicon grooved buried contact cell
CN104051564A (en) * 2013-03-14 2014-09-17 北京北方微电子基地设备工艺研究中心有限责任公司 Wet etching process and equipment, and solar cell and manufacturing method thereof
CN104103335A (en) * 2013-04-10 2014-10-15 比亚迪股份有限公司 Metal wire for solar energy battery back electrode and preparation method thereof, solar energy battery sheet and preparation thereof, and solar energy battery assembly
CN104576770A (en) * 2014-12-31 2015-04-29 江苏顺风光电科技有限公司 Passivation and reflection reduction multi-layer film for high-efficiency black crystal silicon battery

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102299198A (en) * 2011-05-27 2011-12-28 中山大学 Process for manufacturing silicon ribbon solar cell
CN103000763A (en) * 2012-11-29 2013-03-27 苏州阿特斯阳光电力科技有限公司 Suede structure of crystalline silicon solar cells and manufacture method thereof
CN104051564A (en) * 2013-03-14 2014-09-17 北京北方微电子基地设备工艺研究中心有限责任公司 Wet etching process and equipment, and solar cell and manufacturing method thereof
CN104103335A (en) * 2013-04-10 2014-10-15 比亚迪股份有限公司 Metal wire for solar energy battery back electrode and preparation method thereof, solar energy battery sheet and preparation thereof, and solar energy battery assembly
CN103219428A (en) * 2013-04-12 2013-07-24 苏州大学 Textured structure of crystalline silicon solar cell and preparation method thereof
CN104009120A (en) * 2014-05-22 2014-08-27 奥特斯维能源(太仓)有限公司 Preparation method of N-type crystalline silicon grooved buried contact cell
CN104576770A (en) * 2014-12-31 2015-04-29 江苏顺风光电科技有限公司 Passivation and reflection reduction multi-layer film for high-efficiency black crystal silicon battery

Also Published As

Publication number Publication date
CN105226112A (en) 2016-01-06

Similar Documents

Publication Publication Date Title
CN105226112B (en) A kind of preparation method of efficient crystal silicon solar batteries
WO2021031500A1 (en) Solar cell with composite dielectric passivation layer structure, and preparation process therefor
CN102290473B (en) Back point contact crystalline silicon solar cell and preparation method thereof
CN106992229A (en) A kind of PERC cell backsides passivation technology
CN109346536A (en) A kind of contact passivation crystal silicon solar energy battery structure and preparation method
CN105070792B (en) A kind of preparation method of the polycrystalline solar cell based on solwution method
CN105810779B (en) A kind of preparation method of PERC solar cells
CN103247715B (en) Solar cell and its manufacture method
CN105745764B (en) The method, apparatus and system of passivation for solar cell and other semiconductor devices
CN202601629U (en) Crystalline silicon solar cell
CN209592050U (en) A kind of solar cell with passivation layer structure
CN101820009A (en) Crystal silicon solar cell with selective emitter and preparation method thereof
CN102403369A (en) Passivation dielectric film for solar cell
CN111509091B (en) Battery edge passivation method
CN109285897A (en) A kind of efficient passivation contact crystalline silicon solar cell and preparation method thereof
CN110890432A (en) Efficient polycrystalline silicon solar cell and preparation method thereof
CN108878570B (en) Hole selection type MoOx/SiOx(Mo)/n-Si heterojunction, solar cell device and preparation method thereof
CN105161547A (en) Stack film for back passivated solar cell and manufacturing method of stack film and back passivated solar cell
CN115176345A (en) Solar cell laminated passivation structure and preparation method thereof
Hsu et al. High-efficiency 6′′ multicrystalline black solar cells based on metal-nanoparticle-assisted chemical etching
CN110047950A (en) A kind of solar cell and preparation method thereof with passivation layer structure
JP2006344883A (en) Method of manufacturing solar cell
Srivastava et al. Nanostructured black silicon for efficient thin silicon solar cells: potential and challenges
KR20130100432A (en) Method and system of manufacturing solar cell
CN104835860B (en) Solar cell with double layer passivation layer and preparation method thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant