Disclosure of Invention
The technical problem to be solved by the invention is to provide a method for repairing the laser grooving damage of the back film of the PERC solar cell, so that the lattice defect can be repaired without adding new equipment, the back recombination rate is reduced, and the photoelectric conversion efficiency is improved.
In order to solve the technical problem, the invention provides a method for repairing the laser grooving damage of a PERC solar cell back film, which comprises the following steps:
(1) forming a suede on the front side and the back side of a silicon wafer, wherein the silicon wafer is P-type silicon;
(2) diffusing on the front side of the silicon wafer to form an N-type emitter;
(3) removing phosphorosilicate glass and peripheral PN junctions formed in the diffusion process, and polishing the back of the silicon wafer;
(4) carrying out thermal oxidation treatment on the silicon wafer;
(5) depositing a passivation film on the back of the silicon wafer;
(6) depositing a passivation film on the front side of the silicon wafer;
(7) grooving the passivation film on the back of the silicon wafer;
(8) placing a silicon wafer into heat treatment equipment, wherein the heat treatment equipment comprises a high-temperature activation region and a low-temperature repair region, and the silicon wafer is subjected to high-temperature thermal annealing treatment in the high-temperature activation region so as to increase the overall lattice thermal motion of the silicon substrate; then, low-temperature thermal annealing treatment is carried out in the low-temperature repairing region to recrystallize the silicon substrate;
(9) printing a back electrode and a front electrode;
(10) and (4) sintering the silicon wafer at high temperature to obtain the P-type PERC double-sided solar cell.
As an improvement of the scheme, the temperature of the high-temperature activation area is 600-900 ℃, and the time of the high-temperature thermal annealing treatment is 20 s-3 min.
As an improvement of the scheme, the temperature of the low-temperature repairing area is 200-500 ℃, and the time of the low-temperature thermal annealing treatment is 40 s-5 min.
As an improvement of the scheme, the thermal annealing treatment curve of the silicon wafer comprises the following steps:
heating to 600-900 ℃ from room temperature within 1-4 min;
keeping the temperature at 600-900 ℃ for 20 s-2 min;
rapidly cooling from 600-900 ℃ within 40 s-8 min, and then slowly cooling to 200-500 ℃;
rapidly cooling from 200-500 ℃ to below 50 ℃ within 1-2 min.
As an improvement of the scheme, the silicon wafer is conveyed between the high-temperature activation area and the low-temperature repair area through a conveyor belt, the belt speed of the conveyor belt is 500-4000 mm/min, and the total annealing time is 1-12 min.
As an improvement of the above scheme, the high-temperature activation region comprises an upper high-temperature activation region and a lower high-temperature activation region, the low-temperature repair region comprises an upper low-temperature repair region and a lower low-temperature repair region, and the upper high-temperature activation region, the upper low-temperature repair region, the lower high-temperature activation region and the lower low-temperature repair region are symmetrically arranged on two sides of the conveyor belt.
As an improvement of the scheme, the heat treatment equipment is a crystalline silicon solar sintering furnace.
As an improvement of the scheme, the treatment temperature of the thermal oxidation treatment is 500-700 ℃, and the treatment time is 5-12 min.
As an improvement of the above, the temperature profile of the thermal oxidation process includes:
heating to 500-700 ℃ from room temperature within 2-6 min;
keeping the temperature at 500-700 ℃ for 2-4 min;
and cooling to room temperature from 500-700 ℃ within 3-7 min.
As an improvement of the proposal, the passivation film deposited on the back surface is Al2O3/SiNxFilm of, wherein Al2O3The film thickness is 5-10nm, SiNxHas a thickness of 70-140 nm.
The implementation of the invention has the following beneficial effects:
according to the invention, after thermal oxidation treatment is carried out on the cell piece by using the sintering furnace, thermal annealing treatment is carried out again, the annealing process is divided into two parts of high-temperature activation and low-temperature repair, high-temperature thermal annealing treatment is carried out in a high-temperature activation region, the integral crystal lattice thermal motion of the substrate silicon can be greatly increased, low-temperature thermal annealing treatment is carried out in a low-temperature repair region, and the silicon substrate is recrystallized through slow cooling to promote the irregularly arranged crystal lattice defects at the grooving position to be rearranged, so that the crystal lattice defects are repaired, and the back surface recombination rate is reduced.
After the semi-finished cell after the back film laser is subjected to thermal annealing repair, the amplified _ Voc is increased by 2-4 mV, the actual open-circuit voltage Voc is increased by 2-3 mV, and the conversion efficiency of the solar cell is increased by more than 0.1%.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention will be described in further detail below.
The invention provides a method for repairing PERC solar cell back film laser grooving damage, which comprises the following steps:
s101, forming textured surfaces on the front side and the back side of a silicon wafer, wherein the silicon wafer is P-type silicon.
And forming a suede surface on the surface of the silicon wafer by using a texturing device by selecting a wet etching technology or a dry etching technology.
And S102, diffusing on the front surface of the silicon wafer to form an N-type emitter.
The preparation method adopts a diffusion process that a silicon wafer is placed in a thermal diffusion furnace for diffusion, an N-type emitter is formed above P-type silicon, the temperature is controlled within the range of 800-900 ℃ during diffusion, and the target square resistance is 90-150 ohm/□.
Forming phosphorosilicate glass layers on the front and back of the silicon wafer in the diffusion process, wherein the phosphorosilicate glass layers are formed due to POCl in the diffusion process3And O2Reaction to form P2O5Depositing on the surface of the silicon chip. P2O5React with Si to form SiO2And phosphorus atoms, thereby forming a layer of SiO containing phosphorus on the surface of the silicon wafer2And is called phosphorosilicate glass. The phosphorosilicate glass layer can collect impurities in the silicon wafer during diffusion, and the impurity content of the solar cell can be further reduced.
S103, removing the phosphorosilicate glass and the peripheral PN junction formed in the diffusion process, and polishing the back of the silicon wafer.
Placing the diffused silicon wafer into HF (40-50 mass percent) and HNO with the volume ratio of 1:53(the mass fraction is 60-70%) for 15s in an acid tank to remove the phosphorosilicate glass and the peripheral PAnd (4) an N junction. The existence of the phosphorosilicate glass layer is easy to cause the chromatic aberration of PECVD and SixNyAnd the phosphosilicate glass layer contains a large amount of phosphorus and impurities migrating from the silicon wafer, and thus the phosphosilicate glass layer needs to be removed.
It should be noted that the step of polishing the back surface of the silicon wafer is performed or not depending on the actual situation.
And S104, performing thermal oxidation treatment on the silicon wafer.
The treatment temperature of the thermal oxidation treatment is 500-700 ℃, and the treatment time is 5-12 min.
As shown in fig. 2, the temperature profile of the thermal oxidation process includes: heating to 500-700 ℃ from room temperature within 2-6 min; keeping the temperature at 500-700 ℃ for 2-4 min; and cooling to room temperature from 500-700 ℃ within 3-7 min.
Preferably, the temperature profile of the thermal oxidation process includes: heating to 600-700 ℃ from room temperature within 3-5 min; keeping the temperature at 600-700 ℃ for 2-3 min; and cooling to room temperature from 600-700 ℃ within 4-6 min.
More preferably, the temperature profile of the thermal oxidation process includes: heating to 650 deg.C from room temperature within 4 min; maintaining at 650 deg.C for 2 min; and cooling from 650 ℃ to room temperature within 5 min.
The thermal oxidation after diffusion is divided into three steps of temperature rise, constant temperature oxidation and temperature reduction, and the equipment is a tubular annealing furnace; the thermal oxidation mainly has the following functions: 1. activating the diffused gap phosphorus to reduce a surface dead layer; 2. generating a layer of extremely thin silicon oxide on the surface of the silicon, and passivating the dangling bond on the surface of the silicon; 3. the compactness of the silica can block the penetration of impurities into the silicon body.
And S105, depositing a passivation film on the back surface of the silicon wafer.
The passivation film deposited on the back surface is preferably Al2O3/SiNxFilm of Al2O3/SiNxStable lamination properties, wherein Al2O3The film thickness is 5-10nm, SiNxHas a thickness of 70-140 nm. Al (Al)2O3Film, SiNxThe passivation effect is poor when the thickness of the film is too low, and the contact is affected when the thickness is too high.
And S106, depositing a passivation film on the front surface of the silicon wafer.
The deposition steps can adopt conventional PECVD equipment, ALD equipment or APCVD equipment to sequentially deposit passivation films on the back surface and the front surface of the silicon wafer. It should be noted that the order of step S105 and step S106 may be reversed and interchanged without affecting the battery structure and performance.
And S107, slotting on the passivation film on the back of the silicon wafer.
And (3) slotting on the passivation film on the back of the silicon wafer by adopting a laser slotting technology, wherein the slotting depth is up to the lower surface of the P-type silicon.
S108, placing the silicon wafer into heat treatment equipment, wherein the heat treatment equipment comprises a high-temperature activation region and a low-temperature repair region, and the silicon wafer is subjected to high-temperature thermal annealing treatment in the high-temperature activation region so as to increase the overall lattice thermal motion of the silicon substrate; and then carrying out low-temperature thermal annealing treatment in the low-temperature repairing region to recrystallize the silicon substrate.
The temperature of the high-temperature activation region is 600-900 ℃, and the annealing time of the high-temperature section is 20 s-3 min;
the temperature of the low-temperature repair area is 200-500 ℃, and the annealing time of the low-temperature section is 40 s-5 min;
as shown in fig. 3, the thermal annealing temperature profile of the present invention, activated before recrystallization, is roughly as follows:
heating to 600-900 ℃ from room temperature within 1-4 min;
keeping the temperature at 600-900 ℃ for 20 s-2 min;
rapidly cooling from 600-900 ℃ within 40 s-8 min, and then slowly cooling to 200-500 ℃;
rapidly cooling from 200-500 ℃ to below 50 ℃ within 1-2 min.
Preferably, the thermal annealing temperature profile is approximately as follows:
heating to 700-850 ℃ from room temperature within 1-2 min;
keeping the temperature at 700-850 ℃ for 40 s-1 min;
rapidly cooling from 700-850 ℃ to 550-600 ℃ within 1-2 min, and then slowly cooling to 400 ℃ within 5-6 min;
rapidly cooling from 400 ℃ to below 50 ℃ within 1-2 min.
More preferably, the thermal annealing temperature profile is substantially as follows:
heating to 780-800 ℃ from room temperature within 1-2 min;
keeping the temperature at 780-800 ℃ for 1 min;
rapidly cooling to 600 ℃ from 780-800 ℃ within 2min, and then slowly cooling to 400 ℃ within 5 min;
rapidly cooling from 400 deg.C to below 50 deg.C within 1 min.
The silicon chip is transmitted between the high-temperature activation area and the low-temperature repair area through a conveyor belt, the belt speed of the conveyor belt is 500-4000 mm/min, and the total annealing time is 1-12 min.
The high-temperature activation region comprises an upper high-temperature activation region and a lower high-temperature activation region, the low-temperature restoration region comprises an upper low-temperature restoration region and a lower low-temperature restoration region, and the upper high-temperature activation region, the upper low-temperature restoration region, the lower high-temperature activation region and the lower low-temperature restoration region are symmetrically arranged on two sides of the conveyor belt. The silicon wafer is conveyed through the conveying belt in the heat treatment equipment, uniform annealing treatment can be realized through the upper high-temperature activation region, the upper low-temperature repair region, the lower high-temperature activation region and the lower low-temperature repair region which are symmetrical up and down, the effectiveness of the annealing treatment is ensured, the integral crystal lattice thermal motion of the substrate silicon can be greatly increased during high-temperature annealing, the recrystallization consistency of the silicon substrate can be improved during low-temperature annealing, the crystal lattice defect can be better repaired, and the back recombination rate is reduced.
The heat treatment equipment is a crystalline silicon solar sintering furnace. The invention can be realized by selecting a conventional solar cell sintering furnace, and the equipment has the characteristics of simple structure, convenient operation, high capacity and the like, and is suitable for large-scale production and application.
And S109, printing a back electrode and a front electrode.
And printing the back silver paste according to the pattern of the back silver main grid. The pattern of the back silver main grid is a continuous straight grid; or the back silver main grids are arranged at intervals in a segmented manner; or the back silver main grids are arranged in segments at intervals, and all adjacent segments are connected through a communicating area.
And after the back silver main grid is printed, printing aluminum paste on the grooved area to form a plurality of aluminum grid lines, wherein the aluminum grid lines are vertical to or obliquely intersected with the back silver main grid. Preferably, the width of the aluminum grid line is 30-550 μm; the width of the back silver main grid is 0.5-5 mm.
Finally, the front electrode is printed according to the design requirement of the front electrode.
And S110, sintering the silicon wafer at high temperature to obtain the P-type PERC double-sided solar cell.
According to the invention, before the front passivation film and the back passivation film are deposited, thermal oxidation treatment is firstly carried out on the silicon wafer, and then a thermal annealing process is added between the steps of back film laser grooving and screen mesh sintering, so that lattice defects can be obviously repaired, and the back surface recombination rate is reduced, specifically, after the semi-finished cell after back film laser is subjected to thermal annealing repair, the amplified _ Voc is increased by 2-4 mV, the actual open circuit voltage Voc is increased by 2-3 mV, and the conversion efficiency of the solar cell is increased by more than 0.1%.
It should be noted that the interpolated _ Voc refers to Voc measured when the battery is not manufactured after diffusion, i.e., a theoretical Voc value of the battery.
The invention is further illustrated by the following specific examples
Example 1
(1) Forming a suede on the front side and the back side of a silicon wafer, wherein the silicon wafer is P-type silicon;
(2) diffusing on the front side of the silicon wafer to form an N-type emitter;
(3) removing phosphorosilicate glass and peripheral PN junctions formed in the diffusion process, and polishing the back of the silicon wafer;
(4) carrying out thermal oxidation treatment on the silicon wafer;
the temperature profile of the thermal oxidation process includes:
heating to 500 deg.C from room temperature within 2 min;
maintaining at 500 deg.C for 2 min;
and (3) cooling to room temperature from 500 ℃ within 3 min.
(5) Depositing a passivation film on the back of the silicon wafer;
(6) depositing a passivation film on the front side of the silicon wafer;
(7) grooving the passivation film on the back of the silicon wafer;
(8) placing a silicon wafer into heat treatment equipment, wherein the heat treatment equipment comprises a high-temperature activation region and a low-temperature repair region, and the silicon wafer is subjected to high-temperature thermal annealing treatment in the high-temperature activation region so as to increase the overall lattice thermal motion of the silicon substrate; then, low-temperature thermal annealing treatment is carried out in the low-temperature repairing region to recrystallize the silicon substrate;
wherein the thermal annealing treatment curve of the silicon wafer comprises the following steps:
heating to 700 deg.C from room temperature within 1 min;
holding at 700 deg.C for 50 s;
rapidly cooling from 700 deg.C to 550 deg.C within 1min, and slowly cooling to 400 deg.C within 5 min;
rapidly cooling from 400 deg.C to below 50 deg.C within 1 min.
(9) Printing a back electrode and a front electrode;
(10) and (4) sintering the silicon wafer at high temperature to obtain the P-type PERC double-sided solar cell.
Example 2
(1) Forming a suede on the front side and the back side of a silicon wafer, wherein the silicon wafer is P-type silicon;
(2) diffusing on the front side of the silicon wafer to form an N-type emitter;
(3) removing phosphorosilicate glass and peripheral PN junctions formed in the diffusion process, and polishing the back of the silicon wafer;
(4) carrying out thermal oxidation treatment on the silicon wafer;
the temperature profile of the thermal oxidation process includes:
heating to 600 deg.C from room temperature within 4 min;
maintaining at 600 deg.C for 3 min;
and (3) cooling from 600 ℃ to room temperature within 5 min.
(5) Depositing a passivation film on the back of the silicon wafer;
(6) depositing a passivation film on the front side of the silicon wafer;
(7) grooving the passivation film on the back of the silicon wafer;
(8) placing a silicon wafer into heat treatment equipment, wherein the heat treatment equipment comprises a high-temperature activation region and a low-temperature repair region, and the silicon wafer is subjected to high-temperature thermal annealing treatment in the high-temperature activation region so as to increase the overall lattice thermal motion of the silicon substrate; then, low-temperature thermal annealing treatment is carried out in the low-temperature repairing region to recrystallize the silicon substrate;
wherein the thermal annealing treatment curve of the silicon wafer comprises the following steps:
heating to 780 deg.C from room temperature within 2 min;
maintaining at 780 deg.C for 1 min;
rapidly cooling from 780 deg.C to 600 deg.C within 2min, and slowly cooling to 400 deg.C within 5 min;
rapidly cooling from 400 deg.C to below 50 deg.C within 1 min.
(9) Printing a back electrode and a front electrode;
(10) and (4) sintering the silicon wafer at high temperature to obtain the P-type PERC double-sided solar cell.
Example 3
(1) Forming a suede on the front side and the back side of a silicon wafer, wherein the silicon wafer is P-type silicon;
(2) diffusing on the front side of the silicon wafer to form an N-type emitter;
(3) removing phosphorosilicate glass and peripheral PN junctions formed in the diffusion process, and polishing the back of the silicon wafer;
(4) carrying out thermal oxidation treatment on the silicon wafer;
the temperature profile of the thermal oxidation process includes:
heating to 650 deg.C from room temperature within 5 min;
maintaining at 650 deg.C for 3 min;
and cooling from 650 ℃ to room temperature within 5 min.
(5) Depositing a passivation film on the back of the silicon wafer;
(6) depositing a passivation film on the front side of the silicon wafer;
(7) grooving the passivation film on the back of the silicon wafer;
(8) placing a silicon wafer into heat treatment equipment, wherein the heat treatment equipment comprises a high-temperature activation region and a low-temperature repair region, and the silicon wafer is subjected to high-temperature thermal annealing treatment in the high-temperature activation region so as to increase the overall lattice thermal motion of the silicon substrate; then, low-temperature thermal annealing treatment is carried out in the low-temperature repairing region to recrystallize the silicon substrate;
wherein the thermal annealing treatment curve of the silicon wafer comprises the following steps:
heating to 800 deg.C from room temperature within 1 min;
maintaining at 8000 deg.C for 1 min;
rapidly cooling to 580 deg.C from 800 deg.C within 2min, and slowly cooling to 400 deg.C within 6 min;
rapidly cooling from 400 deg.C to below 50 deg.C within 1 min.
(9) Printing a back electrode and a front electrode;
(10) and (4) sintering the silicon wafer at high temperature to obtain the P-type PERC double-sided solar cell.
Example 4
(1) Forming a suede on the front side and the back side of a silicon wafer, wherein the silicon wafer is P-type silicon;
(2) diffusing on the front side of the silicon wafer to form an N-type emitter;
(3) removing phosphorosilicate glass and peripheral PN junctions formed in the diffusion process, and polishing the back of the silicon wafer;
(4) carrying out thermal oxidation treatment on the silicon wafer;
the temperature profile of the thermal oxidation process includes:
heating to 700 deg.C from room temperature within 3 min;
maintaining at 700 deg.C for 4 min;
and (3) cooling from 700 ℃ to room temperature within 7 min.
(5) Depositing a passivation film on the back of the silicon wafer;
(6) depositing a passivation film on the front side of the silicon wafer;
(7) grooving the passivation film on the back of the silicon wafer;
(8) placing a silicon wafer into heat treatment equipment, wherein the heat treatment equipment comprises a high-temperature activation region and a low-temperature repair region, and the silicon wafer is subjected to high-temperature thermal annealing treatment in the high-temperature activation region so as to increase the overall lattice thermal motion of the silicon substrate; then, low-temperature thermal annealing treatment is carried out in the low-temperature repairing region to recrystallize the silicon substrate;
wherein the thermal annealing treatment curve of the silicon wafer comprises the following steps:
heating to 850 deg.C from room temperature within 3 min;
maintaining at 850 deg.C for 2 min;
rapidly cooling to 560 deg.C from 850 deg.C within 3min, and slowly cooling to 380 deg.C within 5 min;
rapidly cooling from 380 deg.C to below 50 deg.C within 2 min.
(9) Printing a back electrode and a front electrode;
(10) and (4) sintering the silicon wafer at high temperature to obtain the P-type PERC double-sided solar cell.
The P-type PERC double-sided solar cells obtained in examples 1 to 4 were tested, and the results were as follows:
according to the invention, after the semi-finished cell after the back film laser is subjected to thermal annealing repair, the amplified _ Voc is increased by 2-4 mV, the actual open-circuit voltage Voc is increased by 2-3 mV, and the conversion efficiency of the solar cell is increased by more than 0.1%.
While the invention has been described in connection with what is presently considered to be the most practical and preferred embodiment, it is to be understood that the invention is not to be limited to the disclosed embodiment, but on the contrary, is intended to cover various modifications and equivalent arrangements included within the spirit and scope of the appended claims.