CN104779224B - 一种功率器件的qfn封装结构 - Google Patents

一种功率器件的qfn封装结构 Download PDF

Info

Publication number
CN104779224B
CN104779224B CN201510177211.7A CN201510177211A CN104779224B CN 104779224 B CN104779224 B CN 104779224B CN 201510177211 A CN201510177211 A CN 201510177211A CN 104779224 B CN104779224 B CN 104779224B
Authority
CN
China
Prior art keywords
semiconductor chip
glue groove
pin
sided semiconductor
sided
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201510177211.7A
Other languages
English (en)
Other versions
CN104779224A (zh
Inventor
卢涛
张小平
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kunshan Juda Electronic Co., Ltd.
Original Assignee
Suzhou Juda Senchip Microelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou Juda Senchip Microelectronics Co Ltd filed Critical Suzhou Juda Senchip Microelectronics Co Ltd
Priority to CN201510177211.7A priority Critical patent/CN104779224B/zh
Publication of CN104779224A publication Critical patent/CN104779224A/zh
Application granted granted Critical
Publication of CN104779224B publication Critical patent/CN104779224B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83385—Shape, e.g. interlocking features

Abstract

本发明公开了一种功率器件的QFN封装结构，包括双面半导体芯片、框架、第一引脚和第二引脚，所述第一引脚、第二引脚分别通过导线与双面半导体芯片电连接，所述双面半导体芯片和框架通过导电胶粘合，所述双面半导体芯片边缘对应位置的框架内侧依次设有绝缘胶槽和直角梯形溢胶槽，所述绝缘胶槽内涂满绝缘胶，所述直角梯形溢胶槽用于收集双面半导体芯片和框架压溢出的导电胶和绝缘胶，本发明的技术方案对双面半导体芯片无任何损伤，提供了绝缘隔离，确保导电胶无法与芯片短路，提高了产品成品率，使得加工生产更为简单方便。

Description

一种功率器件的QFN封装结构
技术领域
本发明涉及一种QFN封装结构，尤其涉及一种功率器件的QFN封装结构。
技术背景
随着电子电路设计趋于高度集成，对器件的封装体积要求也随之提高，传统的纽扣式封装、SMA/SMB/SMC等贴片式封装双面半导体器件逐渐无法满足高端电路设计PCB版的布图需要，更扁平、更小型的封装形式需求急迫，四周无引脚扁平式封装(QFN)为目前最为合适的芯片级封装形式，但该封装技术目前主要应用于集成电路封装，但固体放电管这样的功率器件无法适用，由于双面半导体器件在导电胶溢料时很容易与芯片形成短路。有些厂家针对这一问题做出了探讨，将半导体芯片做了边角损伤处理，通过溢流槽来处理溢出导电胶，但还存在着加工复杂，尤其是对半导体芯片形成了一定的伤害，而且成品率不高，导电胶可能逃逸出溢流槽外溢而引起的短路故障难以完全杜绝的不足之处。
发明内容
本发明克服了现有技术中的缺点，提供了一种功率器件的QFN封装结构。
为了解决上述技术问题，本发明是通过以下技术方案实现的：一种功率器件的QFN封装结构，包括双面半导体芯片、框架、第一引脚和第二引脚，所述第一引脚、第二引脚分别通过导线与双面半导体芯片电连接，所述双面半导体芯片和框架通过导电胶粘合，所述双面半导体芯片边缘对应的框架位置表面上向内按序设有绝缘胶槽和直角梯形溢胶槽，所述绝缘胶槽内涂满绝缘胶，所述直角梯形溢胶槽用于收集双面半导体芯片和框架压溢出的导电胶和绝缘胶。
作为优选，所述绝缘胶槽外围边距离双面半导体芯片边缘70～120μm，所述绝缘胶槽槽宽30～50μm，槽深20～30μm，所述绝缘胶槽内围边和直角梯形溢胶槽外围边之间的距离80～100μm，所述直角梯形溢胶槽的上边长170～220μm，下边长250～300μm，槽高为50～60μm。
作为优选，所述导电胶型号为京瓷2815A，所述绝缘胶型号为美国HumiSeal 1A34。
与现有技术相比，本发明的优点是：对双面半导体芯片无任何损伤；提供了绝缘隔离，确保导电胶无法与芯片短路；提高了产品成品率；使得加工生产更为简单方便。
附图说明
图1是本发明实施例的结构示意图。
具体实施方式
下面结合附图与具体实施方式对本发明作进一步详细描述。
如图1所示，一种功率器件的QFN封装结构，包括双面半导体芯片1、框架2、第一引脚5和第二引脚6，所述第一引脚5、第二引脚6分别通过导线与双面半导体芯片1电连接，所述双面半导体芯片1和框架2通过导电胶粘合，所述双面半导体芯片1边缘对应的框架2位置表面上向内按序设有绝缘胶槽4和直角梯形溢胶槽3，所述绝缘胶槽4内涂满绝缘胶，所述直角梯形溢胶槽3用于收集双面半导体芯片1和框架2压溢出的导电胶和绝缘胶。所述绝缘胶槽4外围边距离双面半导体芯片1边缘90μm，所述绝缘胶槽4槽宽40μm，槽深25μm，所述绝缘胶槽4内围边和直角梯形溢胶槽3外围边之间的距离90μm，所述直角梯形溢胶槽3的上边长180μm，下边长260μm，槽高为55μm。所述导电胶型号为京瓷2815A，所述绝缘胶型号为美国HumiSeal 1A34。
本发明使用时，由于绝缘胶槽4内涂满HumiSeal 1A34绝缘胶，在双面半导体芯片1下最外围形成了一道绝缘保护墙，而多余的HumiSeal 1A34绝缘胶和京瓷2815A导电胶可以汇集到直角梯形溢胶槽3内，保障多余的京瓷2815A导电胶不会逃逸出绝缘胶槽4的绝缘保护墙外，确保导电胶无法与双面半导体芯片1短路。采用这种方式，双面半导体芯片1无需进行额外加工处理，更有利于双面半导体芯片1的结构安全，而且加工生产更为简单方便，提高了产品成品率。
除了上述的实施例外，其他未述的实施方式也应在本发明的保护范围之内。本文所述的具体实施例仅仅是对本发明精神作举例说明，本发明所属技术领域的技术人员可以对所描述的具体实施例做各种各样的修改或补充或采用类似的方式替代，但并不会偏离本发明的精神或超越所附权利要求书所定义的范围。本文虽然透过特定的术语进行说明，但不排除使用其他术语的可能性，使用这些术语仅仅是为了方便地描述和解释本发明的本质，把它们解释成任何一种附加的限制都是与本发明精神相违背的。

Claims (3)

1.一种功率器件的QFN封装结构，包括双面半导体芯片、框架、第一引脚和第二引脚，所述第一引脚、第二引脚分别通过导线与双面半导体芯片电连接，所述双面半导体芯片和框架通过导电胶粘合，其特征在于，所述双面半导体芯片边缘对应的框架位置表面上向内按序设有绝缘胶槽和直角梯形溢胶槽，所述绝缘胶槽内涂满绝缘胶，所述直角梯形溢胶槽用于收集双面半导体芯片和框架压溢出的导电胶和绝缘胶。
2.根据权利要求1所述的一种功率器件的QFN封装结构，其特征在于，所述绝缘胶槽外围边距离双面半导体芯片边缘70～120μm，所述绝缘胶槽槽宽30～50μm，槽深20～30μm，所述绝缘胶槽内围边和直角梯形溢胶槽外围边之间的距离80～100μm，所述直角梯形溢胶槽的上边长170～220μm，下边长250～300μm，槽高为50～60μm。
3.根据权利要求2所述的一种功率器件的QFN封装结构，其特征在于，所述导电胶型号为京瓷2815A，所述绝缘胶型号为美国HumiSeal 1A34。
CN201510177211.7A 2015-04-15 2015-04-15 一种功率器件的qfn封装结构 Active CN104779224B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510177211.7A CN104779224B (zh) 2015-04-15 2015-04-15 一种功率器件的qfn封装结构

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510177211.7A CN104779224B (zh) 2015-04-15 2015-04-15 一种功率器件的qfn封装结构

Publications (2)

Publication Number Publication Date
CN104779224A CN104779224A (zh) 2015-07-15
CN104779224B true CN104779224B (zh) 2017-07-28

Family

ID=53620616

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510177211.7A Active CN104779224B (zh) 2015-04-15 2015-04-15 一种功率器件的qfn封装结构

Country Status (1)

Country Link
CN (1) CN104779224B (zh)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107833960A (zh) * 2017-10-23 2018-03-23 山东晶泰星光电科技有限公司 一种具有溢流通道和溢流槽的led支架及其制造方法
CN117529804A (zh) * 2021-09-07 2024-02-06 华为技术有限公司 芯片封装结构和用于制备芯片封装结构的方法

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3072291B1 (ja) * 1999-04-23 2000-07-31 松下電子工業株式会社 リ―ドフレ―ムとそれを用いた樹脂封止型半導体装置およびその製造方法
CN1574319A (zh) * 2002-08-07 2005-02-02 三洋电机株式会社 电路装置及其制造方法
CN100492632C (zh) * 2002-08-07 2009-05-27 三洋电机株式会社 电路装置及其制造方法
CN103681388A (zh) * 2012-09-19 2014-03-26 瑞萨电子株式会社 制造半导体器件的方法
CN104064533A (zh) * 2014-07-03 2014-09-24 江苏东光微电子股份有限公司 一种双面半导体器件的qfn封装结构及方法
CN104485287A (zh) * 2014-12-08 2015-04-01 宜兴市东晨电子科技有限公司 包含溢流槽的新型qfn框架的制备方法
CN204516748U (zh) * 2015-04-15 2015-07-29 江苏晟芯微电子有限公司 一种功率器件的qfn封装结构

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7808089B2 (en) * 2007-12-18 2010-10-05 National Semiconductor Corporation Leadframe having die attach pad with delamination and crack-arresting features
JP5813335B2 (ja) * 2011-02-08 2015-11-17 新光電気工業株式会社 リードフレーム、半導体装置、リードフレームの製造方法及び半導体装置の製造方法

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3072291B1 (ja) * 1999-04-23 2000-07-31 松下電子工業株式会社 リ―ドフレ―ムとそれを用いた樹脂封止型半導体装置およびその製造方法
CN1574319A (zh) * 2002-08-07 2005-02-02 三洋电机株式会社 电路装置及其制造方法
CN100492632C (zh) * 2002-08-07 2009-05-27 三洋电机株式会社 电路装置及其制造方法
CN103681388A (zh) * 2012-09-19 2014-03-26 瑞萨电子株式会社 制造半导体器件的方法
CN104064533A (zh) * 2014-07-03 2014-09-24 江苏东光微电子股份有限公司 一种双面半导体器件的qfn封装结构及方法
CN104485287A (zh) * 2014-12-08 2015-04-01 宜兴市东晨电子科技有限公司 包含溢流槽的新型qfn框架的制备方法
CN204516748U (zh) * 2015-04-15 2015-07-29 江苏晟芯微电子有限公司 一种功率器件的qfn封装结构

Also Published As

Publication number Publication date
CN104779224A (zh) 2015-07-15

Similar Documents

Publication Publication Date Title
CN103165479A (zh) 多芯片系统级封装结构的制作方法
TWI485819B (zh) 封裝結構及其製造方法
CN104779224B (zh) 一种功率器件的qfn封装结构
US20150115439A1 (en) Chip package and method for forming the same
CN203982928U (zh) 玻璃绝缘子烧结模具
CN104600061A (zh) 一种半导体芯片的堆叠式3d封装结构
CN204516748U (zh) 一种功率器件的qfn封装结构
CN104064532A (zh) 一种带有散热结构的器件封装结构及制造方法
CN102222660B (zh) 双引线框架多芯片共同封装体及其制造方法
CN103779343A (zh) 功率半导体模块
CN203895272U (zh) 一种钽电容器
CN105097722B (zh) 半导体封装结构和封装方法
CN103617965B (zh) 一种外型具有引线的扁平集成电路封装结构
CN203746841U (zh) 功率半导体模块
CN208923119U (zh) 一种功率半导体贴片封装结构
CN207199600U (zh) 高可靠性整流半导体器件
CN206003767U (zh) 一种超薄封装器件
CN204538014U (zh) 一种cob绑定板
CN203850304U (zh) 一种igbt芯片
CN205231045U (zh) 一种电源ic芯片的封装结构
CN204303801U (zh) 双面bump芯片包封后重布线的封装结构
CN104409430B (zh) 一种半导体器件及其封装方法
CN203277488U (zh) 倒装led芯片焊接保护结构
CN103646927B (zh) 大功率方片可控硅封装结构
CN104600042A (zh) 一种半导体器件

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
EXSB Decision made by sipo to initiate substantive examination
SE01 Entry into force of request for substantive examination
C41 Transfer of patent application or patent right or utility model
TA01 Transfer of patent application right

Effective date of registration: 20160601

Address after: 215300 Jiangsu province north of the city of Yushan town of Kunshan city Hanpu Road No. 998, room 3

Applicant after: Suzhou Juda senchip Microelectronics Co. Ltd.

Address before: 225500 hi tech innovation center, Jiangyan District, Taizhou, Jiangsu

Applicant before: Jiangsu Senchip Microelectronics Co., Ltd.

GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20180920

Address after: 215316 Han Po Road, hi tech Industrial Park, Kunshan Development Zone, Jiangsu (No. 998)

Patentee after: Kunshan Juda Electronic Co., Ltd.

Address before: 215300 room 3, Han Po Road, Yushan Town, Yushan Town, Kunshan, Jiangsu

Patentee before: Suzhou Juda senchip Microelectronics Co. Ltd.

TR01 Transfer of patent right