CN104167447A - 一种薄膜晶体管及其制备方法、显示基板和显示设备 - Google Patents

一种薄膜晶体管及其制备方法、显示基板和显示设备 Download PDF

Info

Publication number
CN104167447A
CN104167447A CN201410351335.8A CN201410351335A CN104167447A CN 104167447 A CN104167447 A CN 104167447A CN 201410351335 A CN201410351335 A CN 201410351335A CN 104167447 A CN104167447 A CN 104167447A
Authority
CN
China
Prior art keywords
etching barrier
barrier layer
layer
film transistor
thin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201410351335.8A
Other languages
English (en)
Other versions
CN104167447B (zh
Inventor
张锋
曹占锋
姚琪
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to CN201410351335.8A priority Critical patent/CN104167447B/zh
Publication of CN104167447A publication Critical patent/CN104167447A/zh
Priority to EP14882148.1A priority patent/EP3001460B1/en
Priority to US14/768,992 priority patent/US9478665B2/en
Priority to PCT/CN2014/092362 priority patent/WO2016011755A1/zh
Application granted granted Critical
Publication of CN104167447B publication Critical patent/CN104167447B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76831—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches, e.g. non-conductive sidewall liners
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • H01L27/1225—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/127—Multistep manufacturing methods with a particular formation, treatment or patterning of the active layer specially adapted to the circuit arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H01L29/6675—Amorphous silicon or polysilicon transistors
    • H01L29/66765—Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66969—Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having potential barriers
    • H10K10/40—Organic transistors
    • H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
    • H10K10/462—Insulated gate field-effect transistors [IGFETs]
    • H10K10/468—Insulated gate field-effect transistors [IGFETs] characterised by the gate dielectrics
    • H10K10/474—Insulated gate field-effect transistors [IGFETs] characterised by the gate dielectrics the gate dielectric comprising a multilayered structure
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2201/00—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
    • G02F2201/40—Arrangements for improving the aperture ratio

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Thin Film Transistor (AREA)

Abstract

本发明公开了一种薄膜晶体管，包括：基板、有源层、第一刻蚀阻挡层、第二刻蚀阻挡层、源电极和漏电极，其中：有源层设于基板的上方；第一刻蚀阻挡层设于有源层的上方；第二刻蚀阻挡层设于第一刻蚀阻挡层的上方；源电极和漏电极设于第二刻蚀阻挡层的上方，利用第一刻蚀阻挡层和第二刻蚀阻挡层中的过孔，所述源电极和漏电极彼此通过有源层连接；处于沟道位置处的第一刻蚀阻挡层的长度小于第二刻蚀阻挡层的长度。本发明同时还公开了一种薄膜晶体管的制备方法、阵列基板和显示设备。本发明薄膜晶体管的沟道长度小于现有薄膜晶体管的沟道长度，从而减小了薄膜晶体管的尺寸和能耗，提高了液晶面板的开口率，提高了薄膜晶体管的开启电流，进一步提高了薄膜晶体管的整体性能。

Description

一种薄膜晶体管及其制备方法、显示基板和显示设备
技术领域
本发明涉及显示领域，尤其是一种薄膜晶体管(Thin Film Transistor，TFT)及其制备方法、显示基板和显示设备。
背景技术
有机发光二极管(Organic Light-Emitting Diode，OLED)显示器由于可以做得更轻更薄，可视角度更大，无辐射，并且能够显著节省电能，从而在当前的平板显示设备市场占据了主导地位，被认为是最可能的下一代新型平面显示器。有源矩阵OLED为每一个像素配备了用于控制该像素的薄膜晶体管作为开关，所述薄膜晶体管通常包括栅极、源极和漏极以及栅绝缘层和有源层。
氧化物(Oxide)，如铟镓锌氧化物(IGZO)、铟锡锌氧化物(ITZO)等和非晶硅均可作为薄膜晶体管的有源层材料，与非晶硅薄膜晶体管相比，氧化物薄膜晶体管的载流子浓度是非晶硅薄膜晶体管的十倍左右，载流子迁移率是非晶硅薄膜晶体管的20-30倍，因此，氧化物薄膜晶体管可以大大地提高薄膜晶体管对于像素电极的充放电速率，提高像素的响应速度，进而实现更快的刷新率。氧化物薄膜晶体管能够满足需要快速响应和较大电流的应用场合，如高频、高分辨率、大尺寸的显示器以及有机发光显示器等，因此，氧化物薄膜晶体管成为用于新一代LCD，OLED显示设备的半导体组件。
图1A为现有技术中刻蚀阻挡型氧化物薄膜晶体管的结构示意图，图1B为图1A所示氧化物薄膜晶体管沿A-A’的截面图，如图1A和图1B所示，图1B中，11为基板，12为栅极，13为栅极绝缘层，14为有源层，15为刻蚀阻挡层，16为源漏电极，现有的氧化物薄膜晶体管中，由于氧化物半导体层多为非晶半导体氧化物，因此，其与源漏(SD)金属层的欧姆接触存在问题，从而容易导致薄膜晶体管的稳定性不良。另外，薄膜晶体管的沟道长度会影响薄膜晶体管的开启电流，沟道长度越小薄膜晶体管的开启电流就越大，然而现有的刻蚀阻挡型氧化物薄膜晶体管中，由于刻蚀阻挡层的存在，使得现有氧化物薄膜晶体管的沟道长度较大，开启电流较小，严重降低了薄膜晶体管的性能，不利于高性能显示设备的开发。
发明内容
为了解决上述现有技术中存在的问题，本发明提出一种薄膜晶体管及其制备方法、显示基板和显示设备。
根据本发明的一方面，提出一种薄膜晶体管，包括：基板、有源层、第一刻蚀阻挡层、第二刻蚀阻挡层、源电极和漏电极，其中：
所述有源层设置于所述基板的上方；
所述第一刻蚀阻挡层设置于所述有源层的上方；
所述第二刻蚀阻挡层设置于所述第一刻蚀阻挡层的上方；
所述源电极和漏电极设置于所述第二刻蚀阻挡层的上方，利用所述第一刻蚀阻挡层和第二刻蚀阻挡层中的过孔，所述源电极和漏电极彼此通过所述有源层连接；
其中，处于沟道位置处的第一刻蚀阻挡层的长度小于处于沟道位置处的第二刻蚀阻挡层的长度。
其中，所述第一刻蚀阻挡层的刻蚀速率高于第二刻蚀阻挡层的刻蚀速率。
其中，所述第一刻蚀阻挡层与第二刻蚀阻挡层均采用氧化硅制作；或者所述第一刻蚀阻挡层采用氮化硅制作，而第二刻蚀阻挡层采用氧化硅制作。
其中，还包括钝化层，所述钝化层设置于所述源电极和漏电极的上方。
其中，所述有源层为金属氧化物半导体材料。
根据本发明的另一方面，还提出一种阵列基板，包括如上所述的薄膜晶体管。
根据本发明的另一方面，还提出一种显示设备，包括如上所述的阵列基板。
根据本发明的再一方面，还提出一种薄膜晶体管的制备方法，该制备方法包括以下步骤：
在基板上形成半导体层，并进行图形化，得到有源层；
在所述有源层上形成第一刻蚀阻挡材料层；
在所述第一刻蚀阻挡材料层上形成第二刻蚀阻挡材料层，进行图形化，得到第一刻蚀阻挡层和第二刻蚀阻挡层，其中，处于沟道位置处的第一刻蚀阻挡层的长度小于处于沟道位置处的第二刻蚀阻挡层的长度；
在所述第二刻蚀阻挡层上形成电极材料层，并进行图形化，得到源电极和漏电极，利用所述第一刻蚀阻挡层和第二刻蚀阻挡层中的过孔，所述源电极和漏电极彼此通过有源层连接。
其中，所述第一刻蚀阻挡材料层的刻蚀速率高于第二刻蚀阻挡材料层的刻蚀速率。
其中，所述第一刻蚀阻挡层的沉积速率大于所述第二刻蚀阻挡层的沉积速率，所述第一刻蚀阻挡材料层与第二刻蚀阻挡材料层均采用氧化硅制作；或者所述第一刻蚀阻挡层采用氮化硅制作，而第二刻蚀阻挡层采用氧化硅制作。
其中，所述有源层为金属氧化物半导体材料。
其中，在形成所述源电极和漏电极后，还包括在所述源电极和漏电极上形成钝化层的步骤。
根据上述技术方案，本发明薄膜晶体管中设置了双层刻蚀阻挡层，并利用位于下层的第一刻蚀阻挡层较位于上层的第二刻蚀阻挡层的刻蚀速率快的特性，使得刻蚀速率快的第一刻蚀阻挡层被刻蚀的部分大于刻蚀速率慢的第二刻蚀阻挡层，进而使得第一刻蚀阻挡层与第二刻蚀阻挡层形成了一种倒沟槽结构，缩短了源、漏电极之间载流子的传输距离，从而减小了薄膜晶体管的沟道长度。较小的沟道长度能够减小薄膜晶体管的尺寸，提高液晶面板的开口率，减少能耗；并且较小的沟道长度能够提高薄膜晶体管的开启电流，提高充电效率，从而大大地提高薄膜晶体管的整体性能，有利于高分辨率产品的开发。
附图说明
图1A为现有技术中的氧化物薄膜晶体管的结构示意图；
图1B为图1A所示氧化物薄膜晶体管沿A-A’的截面图；
图2为根据本发明一实施例的薄膜晶体管的结构示意图；
图3为根据本发明一实施例的薄膜晶体管制备工艺流程图。
具体实施方式
为使本发明的目的、技术方案和优点更加清楚明白，以下结合具体实施例，并参照附图，对本发明进一步详细说明。
根据本发明的一方面，提出一种薄膜晶体管，如图2所示，该薄膜晶体管依次包括：基板1、有源层4、第一刻蚀阻挡层5、第二刻蚀阻挡层6、源电极和漏电极，其中：
所述有源层4设置于所述基板1的上方；
所述第一刻蚀阻挡层5设置于所述有源层4的上方；
所述第二刻蚀阻挡层6设置于所述第一刻蚀阻挡层5的上方，所述第一刻蚀阻挡层5和第二刻蚀阻挡层6用于保护处于源漏电极之间的沟道区域中的有源层4部分不受显影液和刻蚀液的侵蚀影响；
所述源电极和漏电极设置于所述第二刻蚀阻挡层6的上方，通过所述有源层4连接，其中，利用所述第一刻蚀阻挡层5和第二刻蚀阻挡层6中的过孔，所述源电极和漏电极彼此通过所述有源层4连接；
其中，处于沟道位置处的第一刻蚀阻挡层5的长度小于处于沟道位置处的第二刻蚀阻挡层6的长度，即第一刻蚀阻挡层5和第二刻蚀阻挡层6形成一种倒沟槽结构，从而减小了源漏电极之间的距离，即所述薄膜晶体管的沟道长度，缩短了源、漏电极之间载流子的传输距离。
其中，所述第一刻蚀阻挡层和第二刻蚀阻挡层由能够对显影液和刻蚀液起阻挡作用的材料制成，比如硅的氧化物(SiOx)、硅的氮化物(SiNx)、铪的氧化物(HfOx)和硅的氮氧化物(SiON)中的其中一种或多种。硅的氧化物(SiOx)等材料对显影液和源、漏刻蚀液不敏感，并且具有良好的介电特性以及对水汽、氧气的阻挡特性，因此采用上述材料制作刻蚀阻挡层时，能够阻挡显影液和源、漏极刻蚀液对有源层4造成的不利影响，并且能够满足金属氧化物薄膜晶体管的特性要求。
需要特别注意的是，本发明中，所述第一刻蚀阻挡层5的刻蚀速率高于第二刻蚀阻挡层6的刻蚀速率，这样就使得刻蚀完成之后，刻蚀速率快的第一刻蚀阻挡层被刻蚀的部分大于刻蚀速率慢的第二刻蚀阻挡层，即所述第一刻蚀阻挡层5和第二刻蚀阻挡层6形成一种倒沟槽结构。
在本发明一实施例中，所述第一刻蚀阻挡层5与第二刻蚀阻挡层6采用相同的制作材料，比如氧化硅，但是所述第一刻蚀阻挡层5的沉积速率大于第二刻蚀阻挡层6的沉积速率，进而使得第一刻蚀阻挡层5的刻蚀速率高于第二刻蚀阻挡层6的刻蚀速率。
在本发明另一实施例中，所述第一刻蚀阻挡层5与第二刻蚀阻挡层6采用不同的制作材料，比如所述第一刻蚀阻挡层5采用相对易于刻蚀的氮化硅来制作，所述第二刻蚀阻挡层6采用相对难于刻蚀的氧化硅来制作，这样也可以使得第一刻蚀阻挡层5的刻蚀速率高于第二刻蚀阻挡层6的刻蚀速率。
需要说明的是，本发明对于第一刻蚀阻挡层5与第二刻蚀阻挡层6的制作材料和形成方法不作特别的限定，能够使得第一刻蚀阻挡层5的刻蚀速率高于第二刻蚀阻挡层6的刻蚀速率的任何合理的制作材料和形成方法都落入本发明的保护范围内。
可选地，所述基板1的制作材料包括玻璃、硅片、石英、塑料以及硅片等材料，优选为玻璃。
其中，所述有源层4为金属氧化物半导体材料，优选为载流子迁移率较高的氧化物半导体材料，比如氮氧化锌(ZnON)、铟镓锌氧化物(IGZO)、氧化铟锌(IZO)、铟锡锌氧化物(ITZO)等氧化物半导体材料。
其中，所述源电极和漏电极由导电材料制成，优选地，所述导电材料为金属材料，比如铝、锌、锡、镆、钨、钛等常用金属，或者金属合金材料。
本发明对于源电极和漏电极的具体区分不作特殊要求，因为具体哪个位置的电极是源电极还是漏电极需要根据其与像素电极的连接关系来决定，本申请中定义与像素电极连接的是漏电极。
在本发明一实施例中，所述薄膜晶体管还包括钝化层8，所述钝化层8设置于所述源电极和漏电极的上方。
此外，对于顶栅结构的薄膜晶体管，所述薄膜晶体管还包括：位于所述源电极和漏电极7之上的栅极绝缘层，以及位于所述栅极绝缘层之上的栅极。
对于底栅结构的薄膜晶体管，如图2所示，所述薄膜晶体管还包括：位于所述有源层4之下的栅极绝缘层3，以及位于所述栅极绝缘层3之下的栅极2。
根据上述任一实施例的薄膜晶体管，由于设置有双层刻蚀阻挡层，并利用位于下层的第一刻蚀阻挡层较位于上层的第二刻蚀阻挡层的刻蚀速率快的特性，使得刻蚀速率快的第一刻蚀阻挡层被刻蚀的部分大于刻蚀速率慢的第二刻蚀阻挡层，第一刻蚀阻挡层与第二刻蚀阻挡层形成一种倒沟槽结构。在通电的情况下，源漏电极之间的区域形成沟道，这样由于第一刻蚀阻挡层与第二刻蚀阻挡层形成一种倒沟槽结构，从而缩短了源、漏电极之间载流子的传输距离，进而减小了所述薄膜晶体管的沟道长度，使得根据本发明上述技术方案的薄膜晶体管的沟道长度D2小于现有技术的薄膜晶体管的沟道长度D1，如图2所示。根据目前设备的精度和工艺的限制，所能实现的薄膜晶体管的沟道长度D2相对于现有技术中的沟道长度能够减小1.0um～3.0um。较小的沟道长度能够减小薄膜晶体管的尺寸，提高液晶面板的开口率，减少能耗；并且较小的沟道长度能够提高薄膜晶体管的开启电流，提高充电效率，从而大大提高薄膜晶体管的整体性能，有利于高分辨产品的开发。
根据本发明的另一方面，还提出一种阵列基板，所述阵列基板包括上述任一实施例所述的薄膜晶体管。
根据本发明的另一方面，还提出一种显示设备，所述显示设备包括如上所述的阵列基板。
根据本发明的再一方面，还提出一种薄膜晶体管的制备方法，所述制备方法包括以下步骤：
步骤1，在基板1上形成半导体层，并进行图形化，得到有源层4；
可选地，所述基板1的制作材料包括玻璃、硅片、石英、塑料以及硅片等材料，优选为玻璃。
其中，所述有源层4为金属氧化物，优选为载流子迁移率较高的氧化物半导体材料，比如氮氧化锌(ZnON)、铟镓锌氧化物(IGZO)、氧化铟锌(IZO)、铟锡锌氧化物(ITZO)等氧化物半导体材料。
其中，所述半导体层可采用溅射技术或等离子体化学气相沉积(PECVD)技术形成，本发明对于所述半导体层的形成方式不作特殊限定。
可选地，通过灰阶掩膜曝光工艺来对半导体层进行图形化，形成有源层4。
步骤2，在所述有源层4上形成第一刻蚀阻挡材料层；
步骤3，在所述第一刻蚀阻挡材料层上形成第二刻蚀阻挡材料层，进行图形化，得到第一刻蚀阻挡层5和第二刻蚀阻挡层6，所述第一刻蚀阻挡层5和第二刻蚀阻挡层6用于保护处于源漏电极之间的沟道区域中的有源层4部分不受显影液和刻蚀液的侵蚀影响；
其中，利用等离子体化学气相沉积等常见半导体形成工艺来得到第一刻蚀阻挡材料层和第二刻蚀阻挡材料层。
其中，利用曝光、显影、刻蚀等常见的构图工艺来进行图形化。
图形化之后，处于沟道位置处的第一刻蚀阻挡层5的长度小于处于沟道位置处的第二刻蚀阻挡层6的长度，即第一刻蚀阻挡层5和第二刻蚀阻挡层6形成一种倒沟槽结构，从而减小了源漏电极之间的距离，即所述薄膜晶体管的沟道长度，缩短了源、漏电极之间载流子的传输距离。
其中，所述第一刻蚀阻挡材料层和第二刻蚀阻挡材料层由能够对显影液和刻蚀液起阻挡作用的材料制成，比如硅的氧化物(SiOx)、硅的氮化物(SiNx)、铪的氧化物(HfOx)和硅的氮氧化物(SiON)中的其中一种或多种。硅的氧化物(SiOx)等材料对显影液和源、漏刻蚀液不敏感，并且具有良好的介电特性以及对水汽、氧气的阻挡特性，因此采用上述材料制作刻蚀阻挡层时，能够阻挡显影液和源、漏极刻蚀液对有源层4造成的不利影响，并且能够满足金属氧化物薄膜晶体管的特性要求。
需要特别注意的是，本发明中，所述第一刻蚀阻挡材料层的刻蚀速率高于第二刻蚀阻挡材料层的刻蚀速率，这样就使得刻蚀完成之后，刻蚀速率快的第一刻蚀阻挡层被刻蚀的部分大于刻蚀速率慢的第二刻蚀阻挡层，即所述第一刻蚀阻挡层5和第二刻蚀阻挡层6形成一种倒沟槽结构，如图3E所示，从而减小了所述薄膜晶体管的沟道长度。
在本发明一实施例中，所述第一刻蚀阻挡材料层与第二刻蚀阻挡材料层采用相同的制作材料，比如氧化硅，但是所述第一刻蚀阻挡材料层的沉积速率大于第二刻蚀阻挡材料层的沉积速率，进而使得第一刻蚀阻挡材料层的刻蚀速率高于第二刻蚀阻挡材料层的刻蚀速率。
在本发明另一实施例中，所述第一刻蚀阻挡材料层与第二刻蚀阻挡材料层采用不同的制作材料，比如所述第一刻蚀阻挡材料层采用相对易于刻蚀的氮化硅来制作，所述第二刻蚀阻挡材料层采用相对难于刻蚀的氧化硅来制作，这样也可以使得第一刻蚀阻挡材料层的刻蚀速率高于第二刻蚀阻挡材料层的刻蚀速率。
需要说明的是，本发明对于第一刻蚀阻挡材料层与第二刻蚀阻挡材料层的制作材料和形成方法不作特别的限定，能够使得第一刻蚀阻挡材料层的刻蚀速率高于第二刻蚀阻挡材料层的刻蚀速率的任何合理的制作材料和形成方法都落入本发明的保护范围内。
步骤4，在所述第二刻蚀阻挡层6上形成电极材料层，并进行图形化，得到源电极和漏电极7，利用所述第一刻蚀阻挡层5和第二刻蚀阻挡层6中的过孔，所述源电极和漏电极7彼此通过所述有源层4连接；
其中，所述电极材料层由导电材料制成，优选地，所述导电材料为金属材料，比如铝、锌、锡、镆、钨、钛等常用金属，或者金属合金材料。
可选地，可通过曝光、显影、刻蚀等构图工艺来形成所述源电极和漏电极7。
本发明对于源电极和漏电极的具体区分不作特殊要求，因为具体哪个位置的电极是源电极还是漏电极需要根据其与像素电极的连接关系来决定，本申请中定义与像素电极连接的是漏电极。
在本发明一实施例中，所述制备方法在形成源电极和漏电极7之后，还包括在所述源电极和漏电极7上形成钝化层8的步骤。
此外，在制备顶栅结构的薄膜晶体管时，还包括在所述源电极和漏电极7上形成栅极绝缘层，以及在所述栅极绝缘层上形成栅极的步骤。
在制备底栅结构的薄膜晶体管时，在形成所述有源层4之前，还包括在所述基板1上形成栅极2，以及在形成有所述栅极层2的基板上形成栅极绝缘层3的步骤。
下面以底栅结构的薄膜晶体管为例更详细的说明本发明的技术方案，如图3所示，所述底栅结构的薄膜晶体管的制备方法包括以下步骤：
步骤1，在基板1上依次形成栅极材料层和栅极绝缘材料层，并进行图形化，得到栅极2和栅极绝缘层3，如图3A所示；
可选地，所述基板1的制作材料包括玻璃、硅片、石英、塑料以及硅片等材料，优选为玻璃。
其中，所述栅极2由导电材料制成，比如金属、半导体材料，优选为金属材料。
可选地，所述栅极绝缘层3可通过CVD方法来沉积，其制作材料优选为绝缘材料，包括二氧化硅、氮化硅、氮氧化硅等，或者以上材料的组合。
步骤2，在所述栅极绝缘层3上形成半导体层，并进行图形化，得到有源层4，如图3B所示；
其中，所述有源层4为金属氧化物，优选为载流子迁移率较高的氧化物半导体材料，比如氮氧化锌(ZnON)、铟镓锌氧化物(IGZO)、氧化铟锌(IZO)、铟锡锌氧化物(ITZO)等氧化物半导体材料。
其中，所述半导体层可采用溅射技术或等离子体化学气相沉积(PECVD)技术形成，本发明对于所述半导体层的形成方式不作特殊限定。
可选地，通过灰阶掩膜曝光工艺来对半导体层进行图形化，形成有源层4。
步骤3，在所述有源层4上形成第一刻蚀阻挡材料层，如图3C所示；
步骤4，在所述第一刻蚀阻挡材料层上形成第二刻蚀阻挡材料层，如图3D所示，进行图形化，得到第一刻蚀阻挡层5和第二刻蚀阻挡层6，如图3E所示，所述第一刻蚀阻挡层5和第二刻蚀阻挡层6用于保护处于源漏电极之间的沟道区域中的有源层4部分不受显影液和刻蚀液的侵蚀影响；
其中，利用等离子体化学气相沉积等常见半导体形成工艺来得到第一刻蚀阻挡材料层和第二刻蚀阻挡材料层。
其中，利用曝光、显影、刻蚀等常见的构图工艺来进行图形化。
图形化之后，处于沟道位置处的第一刻蚀阻挡层5的长度小于处于沟道位置处的第二刻蚀阻挡层6的长度，即第一刻蚀阻挡层5和第二刻蚀阻挡层6形成一种倒沟槽结构，从而减小了源漏电极之间的距离，即所述薄膜晶体管的沟道长度，缩短了源、漏电极之间载流子的传输距离。
其中，所述第一刻蚀阻挡材料层和第二刻蚀阻挡材料层由能够对显影液和刻蚀液起阻挡作用的材料制成，比如硅的氧化物(SiOx)、硅的氮化物(SiNx)、铪的氧化物(HfOx)和硅的氮氧化物(SiON)中的其中一种或多种。硅的氧化物(SiOx)等材料对显影液和源、漏刻蚀液不敏感，并且具有良好的介电特性以及对水汽、氧气的阻挡特性，因此采用上述材料制作刻蚀阻挡层时，能够阻挡显影液和源、漏极刻蚀液对有源层4造成的不利影响，并且能够满足金属氧化物薄膜晶体管的特性要求。
需要特别注意的是，本发明中，所述第一刻蚀阻挡材料层的刻蚀速率高于第二刻蚀阻挡材料层的刻蚀速率，这样就使得刻蚀完成之后，刻蚀速率快的第一刻蚀阻挡层被刻蚀的部分大于刻蚀速率慢的第二刻蚀阻挡层，即所述第一刻蚀阻挡层5和第二刻蚀阻挡层6形成一种倒沟槽结构，如图3E所示，进而减小了所述薄膜晶体管的沟道长度。
可采用多种方法实现第一刻蚀阻挡材料层的刻蚀速率高于第二刻蚀阻挡材料层的刻蚀速率，形成倒沟槽结构。
在本发明一实施例中，所述第一刻蚀阻挡材料层与第二刻蚀阻挡材料层采用相同的制作材料，比如氧化硅，但是所述第一刻蚀阻挡材料层的沉积速率大于第二刻蚀阻挡材料层的沉积速率，进而使得第一刻蚀阻挡材料层的刻蚀速率高于第二刻蚀阻挡材料层的刻蚀速率，比如，第一刻蚀阻挡材料层的具体沉积参数可参考表1，第二刻蚀阻挡材料层的具体沉积参数可参考表2：
表1
表2
在本发明另一实施例中，所述第一刻蚀阻挡材料层与第二刻蚀阻挡材料层采用不同的制作材料，比如所述第一刻蚀阻挡材料层采用相对易于刻蚀的氮化硅来制作，所述第二刻蚀阻挡材料层采用相对难于刻蚀的氧化硅来制作，这样也可以使得第一刻蚀阻挡材料层的刻蚀速率高于第二刻蚀阻挡材料层的刻蚀速率。
需要说明的是，本发明对于第一刻蚀阻挡材料层与第二刻蚀阻挡材料层的制作材料和形成方法不作特别的限定，能够使得第一刻蚀阻挡材料层的刻蚀速率高于第二刻蚀阻挡材料层的刻蚀速率的任何合理的制作材料和形成方法都落入本发明的保护范围内。
步骤5，在所述第二刻蚀阻挡层6上形成电极材料层，并进行图形化，得到源电极和漏电极7，如图3F所示，利用所述第一刻蚀阻挡层5和第二刻蚀阻挡层6中的过孔，所述源电极和漏电极7彼此通过所述有源层4连接；
其中，所述电极材料层由导电材料制成，优选地，所述导电材料为金属材料，比如铝、锌、锡、镆、钨、钛等常用金属，或者金属合金材料。
可选地，可通过曝光、显影、刻蚀等构图工艺来形成所述源电极和漏电极7。
本发明对于源电极和漏电极的具体区分不作特殊要求，因为具体哪个位置的电极是源电极还是漏电极需要根据与像素电极的连接关系来决定，本申请中定义与像素电极连接的是漏电极。
步骤6，在所述源电极和漏电极7上形成钝化层8，如图3G所示。
根据上述任一实施例所描述的制备方法制得的薄膜晶体管，由于设置有双层刻蚀阻挡层，并利用位于下层的第一刻蚀阻挡层较位于上层的第二刻蚀阻挡层的刻蚀速率快的特性，使得刻蚀速率快的第一刻蚀阻挡层被刻蚀的部分大于刻蚀速率慢的第二刻蚀阻挡层，第一刻蚀阻挡层与第二刻蚀阻挡层形成一种倒沟槽结构。在通电的情况下，源漏电极之间的区域形成沟道，这样由于第一刻蚀阻挡层与第二刻蚀阻挡层形成一种倒沟槽结构，从而缩短了源、漏电极之间载流子的传输距离，进而减小了所述薄膜晶体管的沟道长度，使得根据本发明上述技术方案制得的薄膜晶体管的沟道长度D2小于现有技术制得的薄膜晶体管的沟道长度D1。根据目前设备的精度和工艺的限制，所能实现的薄膜晶体管的沟道长度D2相对于现有技术中的沟道长度能够减小1.0um～3.0um。较小的沟道长度能够减小薄膜晶体管的尺寸，提高液晶面板的开口率，减少能耗；并且较小的沟道长度能够提高薄膜晶体管的开启电流，提高充电效率，从而大大提高薄膜晶体管的整体性能，有利于高分辨产品的开发。
以上所述的具体实施例，对本发明的目的、技术方案和有益效果进行了进一步详细说明，所应理解的是，以上所述仅为本发明的具体实施例而已，并不用于限制本发明，凡在本发明的精神和原则之内，所做的任何修改、等同替换、改进等，均应包含在本发明的保护范围之内。

Claims (12)

1.一种薄膜晶体管，其特征在于，包括：基板、有源层、第一刻蚀阻挡层、第二刻蚀阻挡层、源电极和漏电极，其中：
所述有源层设置于所述基板的上方；
所述第一刻蚀阻挡层设置于所述有源层的上方；
所述第二刻蚀阻挡层设置于所述第一刻蚀阻挡层的上方；
所述源电极和漏电极设置于所述第二刻蚀阻挡层的上方，利用所述第一刻蚀阻挡层和第二刻蚀阻挡层中的过孔，所述源电极和漏电极彼此通过所述有源层连接；
其中，处于沟道位置处的第一刻蚀阻挡层的长度小于处于沟道位置处的第二刻蚀阻挡层的长度。
2.根据权利要求1所述的薄膜晶体管，其特征在于，所述第一刻蚀阻挡层的刻蚀速率高于第二刻蚀阻挡层的刻蚀速率。
3.根据权利要求2所述的薄膜晶体管，其特征在于，所述第一刻蚀阻挡层与第二刻蚀阻挡层均采用氧化硅制作；或者所述第一刻蚀阻挡层采用氮化硅制作，而第二刻蚀阻挡层采用氧化硅制作。
4.根据权利要求1所述的薄膜晶体管，其特征在于，还包括钝化层，所述钝化层设置于所述源电极和漏电极的上方。
5.根据权利要求1所述的薄膜晶体管，其特征在于，所述有源层为金属氧化物半导体材料。
6.一种阵列基板，其特征在于，包括如权利要求1-5任一项所述的薄膜晶体管。
7.一种显示设备，其特征在于，包括如权利要求6所述的阵列基板。
8.一种薄膜晶体管的制备方法，其特征在于，该制备方法包括以下步骤：
在基板上形成半导体层，并进行图形化，得到有源层；
在所述有源层上形成第一刻蚀阻挡材料层；
在所述第一刻蚀阻挡材料层上形成第二刻蚀阻挡材料层，进行图形化，得到第一刻蚀阻挡层和第二刻蚀阻挡层，其中，处于沟道位置处的第一刻蚀阻挡层的长度小于处于沟道位置处的第二刻蚀阻挡层的长度；
在所述第二刻蚀阻挡层上形成电极材料层，并进行图形化，得到源电极和漏电极，利用所述第一刻蚀阻挡层和第二刻蚀阻挡层中的过孔，所述源电极和漏电极彼此通过有源层连接。
9.根据权利要求8所述的制备方法，其特征在于，所述第一刻蚀阻挡材料层的刻蚀速率高于第二刻蚀阻挡材料层的刻蚀速率。
10.根据权利要求9所述的制备方法，其特征在于，所述第一刻蚀阻挡层的沉积速率大于所述第二刻蚀阻挡层的沉积速率，所述第一刻蚀阻挡材料层与第二刻蚀阻挡材料层均采用氧化硅制作；或者所述第一刻蚀阻挡层采用氮化硅制作，而第二刻蚀阻挡层采用氧化硅制作。
11.根据权利要求8所述的制备方法，其特征在于，所述有源层为金属氧化物半导体材料。
12.根据权利要求8所述的制备方法，其特征在于，在形成所述源电极和漏电极后，还包括在所述源电极和漏电极上形成钝化层的步骤。
CN201410351335.8A 2014-07-22 2014-07-22 一种薄膜晶体管及其制备方法、显示基板和显示设备 Active CN104167447B (zh)

Priority Applications (4)

Application Number Priority Date Filing Date Title
CN201410351335.8A CN104167447B (zh) 2014-07-22 2014-07-22 一种薄膜晶体管及其制备方法、显示基板和显示设备
EP14882148.1A EP3001460B1 (en) 2014-07-22 2014-11-27 Thin film transistor and preparation method therefor, display substrate, and display apparatus
US14/768,992 US9478665B2 (en) 2014-07-22 2014-11-27 Thin film transistor, method of manufacturing the same, display substrate and display apparatus
PCT/CN2014/092362 WO2016011755A1 (zh) 2014-07-22 2014-11-27 薄膜晶体管及其制备方法、显示基板和显示设备

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410351335.8A CN104167447B (zh) 2014-07-22 2014-07-22 一种薄膜晶体管及其制备方法、显示基板和显示设备

Publications (2)

Publication Number Publication Date
CN104167447A true CN104167447A (zh) 2014-11-26
CN104167447B CN104167447B (zh) 2016-09-07

Family

ID=51911189

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410351335.8A Active CN104167447B (zh) 2014-07-22 2014-07-22 一种薄膜晶体管及其制备方法、显示基板和显示设备

Country Status (4)

Country Link
US (1) US9478665B2 (zh)
EP (1) EP3001460B1 (zh)
CN (1) CN104167447B (zh)
WO (1) WO2016011755A1 (zh)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016011755A1 (zh) * 2014-07-22 2016-01-28 京东方科技集团股份有限公司 薄膜晶体管及其制备方法、显示基板和显示设备
CN107681007A (zh) * 2017-09-15 2018-02-09 深圳市华星光电半导体显示技术有限公司 薄膜晶体管及其制造方法、显示面板
CN115377202A (zh) * 2022-10-25 2022-11-22 Tcl华星光电技术有限公司 显示面板及其制作方法、显示装置
WO2023103004A1 (zh) * 2021-12-08 2023-06-15 深圳市华星光电半导体显示技术有限公司 驱动基板及其制备方法、显示面板

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPWO2019188187A1 (ja) * 2018-03-28 2021-04-01 パナソニックＩｐマネジメント株式会社 樹脂組成物、並びに、それを用いたプリプレグ、樹脂付きフィルム、樹脂付き金属箔、金属張積層板及び配線基板

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7494872B2 (en) * 2003-07-31 2009-02-24 Advanced Micro Devices, Inc. Field effect transistor having a doped gate electrode with reduced gate depletion and method of forming the transistor
CN202423298U (zh) * 2011-12-31 2012-09-05 京东方科技集团股份有限公司 一种tft、阵列基板以及显示器件
CN103000694A (zh) * 2012-12-13 2013-03-27 京东方科技集团股份有限公司 一种薄膜晶体管及其制作方法、阵列基板和显示装置
CN203179897U (zh) * 2013-04-07 2013-09-04 京东方科技集团股份有限公司 一种薄膜晶体管、阵列基板和显示装置
US20130256666A1 (en) * 2012-03-28 2013-10-03 Wintek Corporation Thin film transistor and manufacturing method thereof
CN103594476A (zh) * 2012-08-13 2014-02-19 乐金显示有限公司 薄膜晶体管基板及其制造方法以及使用其的有机发光显示装置
US20140139774A1 (en) * 2012-11-16 2014-05-22 Innolux Corporation Thin-film transistor substrate and display

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5658806A (en) * 1995-10-26 1997-08-19 National Science Council Method for fabricating thin-film transistor with bottom-gate or dual-gate configuration
KR20150011219A (ko) * 2013-07-22 2015-01-30 삼성디스플레이 주식회사 박막 트랜지스터 및 이를 포함하는 박막 트랜지스터 기판
CN104167447B (zh) 2014-07-22 2016-09-07 京东方科技集团股份有限公司 一种薄膜晶体管及其制备方法、显示基板和显示设备

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7494872B2 (en) * 2003-07-31 2009-02-24 Advanced Micro Devices, Inc. Field effect transistor having a doped gate electrode with reduced gate depletion and method of forming the transistor
CN202423298U (zh) * 2011-12-31 2012-09-05 京东方科技集团股份有限公司 一种tft、阵列基板以及显示器件
US20130256666A1 (en) * 2012-03-28 2013-10-03 Wintek Corporation Thin film transistor and manufacturing method thereof
CN103594476A (zh) * 2012-08-13 2014-02-19 乐金显示有限公司 薄膜晶体管基板及其制造方法以及使用其的有机发光显示装置
US20140139774A1 (en) * 2012-11-16 2014-05-22 Innolux Corporation Thin-film transistor substrate and display
CN103000694A (zh) * 2012-12-13 2013-03-27 京东方科技集团股份有限公司 一种薄膜晶体管及其制作方法、阵列基板和显示装置
CN203179897U (zh) * 2013-04-07 2013-09-04 京东方科技集团股份有限公司 一种薄膜晶体管、阵列基板和显示装置

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016011755A1 (zh) * 2014-07-22 2016-01-28 京东方科技集团股份有限公司 薄膜晶体管及其制备方法、显示基板和显示设备
US9478665B2 (en) 2014-07-22 2016-10-25 Boe Technology Group Co., Ltd. Thin film transistor, method of manufacturing the same, display substrate and display apparatus
CN107681007A (zh) * 2017-09-15 2018-02-09 深圳市华星光电半导体显示技术有限公司 薄膜晶体管及其制造方法、显示面板
WO2019051930A1 (zh) * 2017-09-15 2019-03-21 深圳市华星光电半导体显示技术有限公司 薄膜晶体管及其制造方法、显示面板
WO2023103004A1 (zh) * 2021-12-08 2023-06-15 深圳市华星光电半导体显示技术有限公司 驱动基板及其制备方法、显示面板
CN115377202A (zh) * 2022-10-25 2022-11-22 Tcl华星光电技术有限公司 显示面板及其制作方法、显示装置

Also Published As

Publication number Publication date
EP3001460A4 (en) 2017-02-15
US20160254388A1 (en) 2016-09-01
EP3001460B1 (en) 2019-04-10
WO2016011755A1 (zh) 2016-01-28
CN104167447B (zh) 2016-09-07
EP3001460A1 (en) 2016-03-30
US9478665B2 (en) 2016-10-25

Similar Documents

Publication Publication Date Title
US9947757B2 (en) Display device, array substrate, and thin film transistor
US9324735B2 (en) Array substrate and manufacturing method thereof, display panel and display device
EP3703112A1 (en) Method for manufacturing oled backplane
CN104241392B (zh) 一种薄膜晶体管及其制备方法、显示基板和显示设备
CN107425044B (zh) 一种柔性显示面板、其制作方法及显示装置
CN104218094B (zh) 一种薄膜晶体管、显示基板及显示装置
CN106129086B (zh) Tft基板及其制作方法
CN103681659A (zh) 一种阵列基板、制备方法以及显示装置
CN103000628A (zh) 显示装置、阵列基板及其制作方法
CN104167447A (zh) 一种薄膜晶体管及其制备方法、显示基板和显示设备
CN104867985A (zh) 一种薄膜晶体管、其制备方法、阵列基板及显示装置
CN103489920A (zh) 一种薄膜晶体管及其制备方法、阵列基板和显示装置
CN103730510A (zh) 一种薄膜晶体管及其制备方法、阵列基板、显示装置
US8748222B2 (en) Method for forming oxide thin film transistor
CN103094205A (zh) 一种薄膜晶体管、薄膜晶体管驱动背板的制备方法及薄膜晶体管驱动背板
CN104952879A (zh) 采用coa技术的双栅极tft基板结构
WO2016033836A1 (zh) 氧化物半导体tft基板的制作方法及结构
TW201616658A (zh) 薄膜電晶體基板及包含其之顯示裝置
CN104022079A (zh) 薄膜晶体管基板的制造方法
US20220028986A1 (en) Display panel, display panel manufacturing method, and display device
US20160181290A1 (en) Thin film transistor and fabricating method thereof, and display device
CN105070729A (zh) 一种阵列基板和显示装置
CN102683193B (zh) 晶体管的制作方法、晶体管、阵列基板以及显示装置
US10629746B2 (en) Array substrate and manufacturing method thereof
CN103021942B (zh) 阵列基板及其制造方法、显示装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant