CN103259537B - 一种基于相位选择插值型时钟数据恢复电路 - Google Patents
一种基于相位选择插值型时钟数据恢复电路 Download PDFInfo
- Publication number
- CN103259537B CN103259537B CN201310128954.6A CN201310128954A CN103259537B CN 103259537 B CN103259537 B CN 103259537B CN 201310128954 A CN201310128954 A CN 201310128954A CN 103259537 B CN103259537 B CN 103259537B
- Authority
- CN
- China
- Prior art keywords
- signal
- phase
- clock
- anticipating
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000011084 recovery Methods 0.000 title claims abstract description 29
- 238000001914 filtration Methods 0.000 claims abstract description 29
- 238000000034 method Methods 0.000 claims description 7
- 101100113692 Caenorhabditis elegans clk-2 gene Proteins 0.000 description 9
- 101100328957 Caenorhabditis elegans clk-1 gene Proteins 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
- 238000004891 communication Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 230000003111 delayed effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- 101100115215 Caenorhabditis elegans cul-2 gene Proteins 0.000 description 1
- 101100171060 Caenorhabditis elegans div-1 gene Proteins 0.000 description 1
- -1 DIV_2 Proteins 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 239000000284 extract Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310128954.6A CN103259537B (zh) | 2013-04-12 | 2013-04-12 | 一种基于相位选择插值型时钟数据恢复电路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310128954.6A CN103259537B (zh) | 2013-04-12 | 2013-04-12 | 一种基于相位选择插值型时钟数据恢复电路 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103259537A CN103259537A (zh) | 2013-08-21 |
CN103259537B true CN103259537B (zh) | 2016-01-06 |
Family
ID=48963275
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201310128954.6A Active CN103259537B (zh) | 2013-04-12 | 2013-04-12 | 一种基于相位选择插值型时钟数据恢复电路 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN103259537B (fr) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103490775B (zh) * | 2013-09-03 | 2016-02-17 | 电子科技大学 | 基于双环结构的时钟数据恢复控制器 |
CN104811165B (zh) * | 2014-01-23 | 2017-07-04 | 成都振芯科技股份有限公司 | 一种相位插值器控制电路 |
CN106656174A (zh) * | 2015-10-28 | 2017-05-10 | 北京华大九天软件有限公司 | 一种新型结构的高速时钟数据恢复电路 |
CN105680851B (zh) * | 2016-01-04 | 2019-02-26 | 硅谷数模半导体(北京)有限公司 | 时钟数据恢复系统 |
CN108023588B (zh) * | 2016-10-31 | 2023-05-23 | 研祥智能科技股份有限公司 | 基于fpga的时钟恢复电路 |
KR102653891B1 (ko) * | 2016-11-30 | 2024-04-02 | 삼성전자주식회사 | 지연 클록 신호의 위상을 보간하기 위한 위상 보간기 및 이를 포함하고, 위상이 보간된 클록 신호를 이용하여 데이터 샘플링을 수행하는 장치 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1846389A (zh) * | 2003-09-09 | 2006-10-11 | 英特尔公司 | 测试发送信号完整性的技术 |
CN102751984A (zh) * | 2012-06-29 | 2012-10-24 | 无锡思泰迪半导体有限公司 | 一种高速时钟数据恢复系统实现方法及使用该方法的结构 |
CN102820964A (zh) * | 2012-07-12 | 2012-12-12 | 武汉滨湖电子有限责任公司 | 一种基于系统同步与参考通道的多通道数据对齐的方法 |
CN102931982A (zh) * | 2012-11-22 | 2013-02-13 | 清华大学深圳研究生院 | 高速时钟数据恢复电路中的时钟相位判断电路和判断方法 |
US8415996B1 (en) * | 2011-06-24 | 2013-04-09 | Altera Corporation | Clock phase corrector |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7266169B2 (en) * | 2002-09-13 | 2007-09-04 | Broadcom Corporation | Phase interpolater and applications thereof |
JP5471962B2 (ja) * | 2010-08-13 | 2014-04-16 | 富士通セミコンダクター株式会社 | クロックデータ再生回路およびクロックデータ再生方法 |
-
2013
- 2013-04-12 CN CN201310128954.6A patent/CN103259537B/zh active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1846389A (zh) * | 2003-09-09 | 2006-10-11 | 英特尔公司 | 测试发送信号完整性的技术 |
US8415996B1 (en) * | 2011-06-24 | 2013-04-09 | Altera Corporation | Clock phase corrector |
CN102751984A (zh) * | 2012-06-29 | 2012-10-24 | 无锡思泰迪半导体有限公司 | 一种高速时钟数据恢复系统实现方法及使用该方法的结构 |
CN102820964A (zh) * | 2012-07-12 | 2012-12-12 | 武汉滨湖电子有限责任公司 | 一种基于系统同步与参考通道的多通道数据对齐的方法 |
CN102931982A (zh) * | 2012-11-22 | 2013-02-13 | 清华大学深圳研究生院 | 高速时钟数据恢复电路中的时钟相位判断电路和判断方法 |
Non-Patent Citations (6)
Title |
---|
0.25um CMOS光纤通信用2.5Gb/s1:16分接器;张晖;《电子器件》;20041231;第27卷(第4期);全文 * |
A 10-Gb/s CMOS Clock and Data Recovery Circuit With an Analog Phase Interpolator;Rainer Kreienkamp;《IEEE JOURNAL OF SOLID-STATE CIRCUITS》;20050331;第40卷(第3期);全文 * |
A 5.75 to 44 Gb/s Quarter Rate CDR With Data Rate Selection in 90 nm Bulk CMOS;Lucio Rodoni;《IEEE JOURNAL OF SOLID-STATE CIRCUITS》;20090731;第44卷(第7期);全文 * |
A Fully Integrated 43.2-Gb/s Clock and Data Recovery and 1:4 Demux IC in InP HBT Technology;S. Nielsen;《IEEE JOURNAL OF SOLID-STATE CIRCUITS》;20031231;第38卷(第12期);全文 * |
Low-Power 1 : 16 DEMUX and One-Chip CDR With 1 : 4 DEMUX Using InP–InGaAs Heterojunction Bipolar Transistors;Kiyoshi Ishii;《IEEE JOURNAL OF SOLID-STATE CIRCUITS》;20020930;第37卷(第9期);全文 * |
超高速时钟数据恢复电路及分接器电路研究;张长春;《东南大学博士学位论文》;20101231;第146页第3-5段 * |
Also Published As
Publication number | Publication date |
---|---|
CN103259537A (zh) | 2013-08-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103259537B (zh) | 一种基于相位选择插值型时钟数据恢复电路 | |
CN101729234B (zh) | 相位内插控制器 | |
CN102801414B (zh) | 用于半速率时钟数据恢复电路的bang-bang鉴相器 | |
CN103490775B (zh) | 基于双环结构的时钟数据恢复控制器 | |
CN104579320B (zh) | 时钟延迟方法、装置、延迟锁相环及数字时钟管理单元 | |
CN103219992A (zh) | 一种带有滤波整形电路的盲过采样时钟数据恢复电路 | |
US10476707B2 (en) | Hybrid half/quarter-rate DFE | |
CN103414464A (zh) | 一种基于相位选择插值型的半速率时钟数据恢复电路 | |
CN103546151B (zh) | 一种高速延迟锁相环 | |
CN102447554A (zh) | 过采样并行数据恢复方法和装置 | |
CN102931982A (zh) | 高速时钟数据恢复电路中的时钟相位判断电路和判断方法 | |
CN101494456B (zh) | 延迟锁定回路以及时钟信号锁定方法 | |
CN104393854A (zh) | 基于fpga的时分复用级联积分梳状抽取滤波器及其实现方法 | |
CN211606514U (zh) | 一种高速串行时钟数据恢复电路 | |
CN102946306B (zh) | 时钟数据恢复电路结构及数字化时钟数据恢复方法 | |
CN102394640A (zh) | 延时锁定环电路及快速锁定算法 | |
CN106505997A (zh) | 时脉与数据恢复电路及时脉与数据恢复方法 | |
CN101582693A (zh) | 时钟数据恢复器的频率检测电路与方法 | |
CN205490493U (zh) | 一种带有反馈并行数据接口的高速串行器 | |
CN102130684B (zh) | 压控振荡器的保护电路 | |
CN105099410B (zh) | 时脉资料回复电路与方法以及等化讯号分析电路与方法 | |
CN213152037U (zh) | 一种高速低抖动数据同步鉴相器 | |
CN205596095U (zh) | 一种基于半速率时钟恢复电路的串行器 | |
CN101183872A (zh) | 全频率宽度的多重相位延迟锁定回路及锁定频率的方法 | |
CN107733402A (zh) | 面向近阈值低电压的时序监测单元及监测系统 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
EE01 | Entry into force of recordation of patent licensing contract | ||
EE01 | Entry into force of recordation of patent licensing contract |
Application publication date: 20130821 Assignee: NANJING UNIVERSITY OF POSTS AND TELECOMMUNICATIONS NANTONG INSTITUTE Co.,Ltd. Assignor: NANJING University OF POSTS AND TELECOMMUNICATIONS Contract record no.: X2019980001260 Denomination of invention: Clock data recovery circuit based on phase selection interpolation type Granted publication date: 20160106 License type: Common License Record date: 20191224 |
|
EE01 | Entry into force of recordation of patent licensing contract |
Application publication date: 20130821 Assignee: NANJING UNIVERSITY OF POSTS AND TELECOMMUNICATIONS NANTONG INSTITUTE Co.,Ltd. Assignor: NANJING University OF POSTS AND TELECOMMUNICATIONS Contract record no.: X2021980011617 Denomination of invention: An interpolation clock data recovery circuit based on phase selection Granted publication date: 20160106 License type: Common License Record date: 20211029 |
|
EE01 | Entry into force of recordation of patent licensing contract | ||
EC01 | Cancellation of recordation of patent licensing contract |
Assignee: NANJING UNIVERSITY OF POSTS AND TELECOMMUNICATIONS NANTONG INSTITUTE Co.,Ltd. Assignor: NANJING University OF POSTS AND TELECOMMUNICATIONS Contract record no.: X2019980001260 Date of cancellation: 20220304 |
|
EC01 | Cancellation of recordation of patent licensing contract | ||
EC01 | Cancellation of recordation of patent licensing contract |
Assignee: NANJING UNIVERSITY OF POSTS AND TELECOMMUNICATIONS NANTONG INSTITUTE Co.,Ltd. Assignor: NANJING University OF POSTS AND TELECOMMUNICATIONS Contract record no.: X2021980011617 Date of cancellation: 20230904 |
|
EC01 | Cancellation of recordation of patent licensing contract |