CN103257842B - 一种加法进位信息输出的方法和一种加法器 - Google Patents
一种加法进位信息输出的方法和一种加法器 Download PDFInfo
- Publication number
- CN103257842B CN103257842B CN201210038758.5A CN201210038758A CN103257842B CN 103257842 B CN103257842 B CN 103257842B CN 201210038758 A CN201210038758 A CN 201210038758A CN 103257842 B CN103257842 B CN 103257842B
- Authority
- CN
- China
- Prior art keywords
- carry
- pseudo
- bit
- carrying
- adder
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 8
- 238000007792 addition Methods 0.000 description 12
- 238000010586 diagram Methods 0.000 description 6
- 238000010276 construction Methods 0.000 description 4
- 230000000155 isotopic effect Effects 0.000 description 2
- 238000004377 microelectronic Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 1
Landscapes
- Complex Calculations (AREA)
- Time-Division Multiplex Systems (AREA)
Abstract
Description
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210038758.5A CN103257842B (zh) | 2012-02-17 | 2012-02-17 | 一种加法进位信息输出的方法和一种加法器 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210038758.5A CN103257842B (zh) | 2012-02-17 | 2012-02-17 | 一种加法进位信息输出的方法和一种加法器 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103257842A CN103257842A (zh) | 2013-08-21 |
CN103257842B true CN103257842B (zh) | 2016-05-04 |
Family
ID=48961783
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201210038758.5A Active CN103257842B (zh) | 2012-02-17 | 2012-02-17 | 一种加法进位信息输出的方法和一种加法器 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN103257842B (zh) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105874712B (zh) * | 2014-12-11 | 2018-12-21 | 京微雅格(北京)科技有限公司 | 可跳过的一比特全加器和fpga器件 |
EP3347990B1 (en) * | 2015-09-11 | 2019-07-10 | Xilinx, Inc. | Cascaded lookup-table (lut) carry logic circuit |
CN105468330A (zh) * | 2015-11-17 | 2016-04-06 | 绵阳市维博电子有限责任公司 | 一种基于条件进位选择原理的16位加法器 |
CN113010144B (zh) * | 2021-03-05 | 2022-02-11 | 唐山恒鼎科技有限公司 | 一种1bit加减法器 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6957245B2 (en) * | 2002-01-31 | 2005-10-18 | Sun Microsystems, Inc. | Ultra-fast adder |
CN100576355C (zh) * | 2003-02-19 | 2009-12-30 | 皇家飞利浦电子股份有限公司 | 具有可编程逻辑单元阵列的电子电路 |
US7516173B2 (en) * | 2004-08-04 | 2009-04-07 | Intel Corporation | Carry-skip adder having merged carry-skip cells with sum cells |
-
2012
- 2012-02-17 CN CN201210038758.5A patent/CN103257842B/zh active Active
Also Published As
Publication number | Publication date |
---|---|
CN103257842A (zh) | 2013-08-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2722989B1 (en) | Methods and apparatus for building bus interconnection networks using programmable interconnection resources | |
JP4971998B2 (ja) | 半導体集積回路、プログラム変換装置及びマッピング装置 | |
CN103257842B (zh) | 一种加法进位信息输出的方法和一种加法器 | |
US10762019B2 (en) | Bus sharing scheme | |
CN106249834A (zh) | 供电电路、虚拟数字币挖矿机和计算机服务器 | |
Monteiro et al. | Low‐power secure S‐box circuit using charge‐sharing symmetric adiabatic logic for advanced encryption standard hardware design | |
CN103258566B (zh) | 一种采用移位链的集成电路 | |
CN103746686B (zh) | 二维可扩展多路复用器的级联结构 | |
CN105874713B (zh) | 一种可扩展可配置的逻辑元件和fpga器件 | |
CN100419734C (zh) | 一种面向计算的通用型可重构计算阵列装置 | |
KR101005459B1 (ko) | 반도체 장치 | |
CN106506160A (zh) | 一种asic和fpga异构紧耦合结构 | |
CN203747793U (zh) | 二维可扩展多路复用器的级联结构 | |
CN207503223U (zh) | 一种运算芯片及相应的电路板 | |
CN103955559B (zh) | 一种用于多模块芯片的双向io复用方法及电路 | |
Sharma et al. | Delay Analysis of Half Subtractor using CMOS and Pass Transistor Logic | |
Shirakol et al. | Design and implementation of 16-bit carry skip adder using efficient low power high performance full adders | |
US9172379B1 (en) | Efficient controllers and implementations for elastic buffers | |
CN105589981B (zh) | 基于fpga的优化布局结构的加法器的工艺映射方法 | |
EP3067820B1 (en) | Double-layer compound register system and method for resisting energy analysis attacks | |
CN208028910U (zh) | 一种基于fpga芯片的加密装置 | |
Belghadr et al. | Metro-on-FPGA: A feasible solution to improve the congestion and routing resource management in future FPGAs | |
JP5918568B2 (ja) | 論理モジュール | |
CN106649898A (zh) | 一种加法器的打包布局方法 | |
El Ouchdi et al. | Design and physical implementation of a data transfer interface used in network on chip |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
CB03 | Change of inventor or designer information | ||
CB03 | Change of inventor or designer information |
Inventor after: Fan Ping Inventor after: Geng Jia Inventor after: Liu Ming Inventor before: Fan Ping Inventor before: Geng Jia |
|
COR | Change of bibliographic data |
Free format text: CORRECT: INVENTOR; FROM: FAN PING GENG JIA TO: FAN PING GENG JIA LIU MING |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
PP01 | Preservation of patent right |
Effective date of registration: 20180601 Granted publication date: 20160504 |
|
PP01 | Preservation of patent right | ||
PD01 | Discharge of preservation of patent | ||
PD01 | Discharge of preservation of patent |
Date of cancellation: 20210601 Granted publication date: 20160504 |