CN103155416B - 具有三级dac元件的流水线结构的adc - Google Patents

具有三级dac元件的流水线结构的adc Download PDF

Info

Publication number
CN103155416B
CN103155416B CN201180049508.5A CN201180049508A CN103155416B CN 103155416 B CN103155416 B CN 103155416B CN 201180049508 A CN201180049508 A CN 201180049508A CN 103155416 B CN103155416 B CN 103155416B
Authority
CN
China
Prior art keywords
coupled
current source
transistor
predriver
tri
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201180049508.5A
Other languages
English (en)
Chinese (zh)
Other versions
CN103155416A (zh
Inventor
M·科尔斯
R·F·佩恩
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of CN103155416A publication Critical patent/CN103155416A/zh
Application granted granted Critical
Publication of CN103155416B publication Critical patent/CN103155416B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/0617Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
    • H03M1/0675Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy
    • H03M1/069Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy by range overlap between successive stages or steps
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12Analogue/digital converters
    • H03M1/34Analogue value compared with reference values
    • H03M1/38Analogue value compared with reference values sequentially only, e.g. successive approximation type
    • H03M1/44Sequential comparisons in series-connected stages with change in value of analogue signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
CN201180049508.5A 2010-10-14 2011-10-14 具有三级dac元件的流水线结构的adc Active CN103155416B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/904,688 US8269661B2 (en) 2010-10-14 2010-10-14 Pipelined ADC having a three-level DAC elements
US12/904,688 2010-10-14
PCT/US2011/056256 WO2012051478A2 (en) 2010-10-14 2011-10-14 Pipelined adc having three-level dac elements

Publications (2)

Publication Number Publication Date
CN103155416A CN103155416A (zh) 2013-06-12
CN103155416B true CN103155416B (zh) 2016-03-30

Family

ID=45933680

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201180049508.5A Active CN103155416B (zh) 2010-10-14 2011-10-14 具有三级dac元件的流水线结构的adc

Country Status (4)

Country Link
US (1) US8269661B2 (enExample)
JP (1) JP2013539952A (enExample)
CN (1) CN103155416B (enExample)
WO (1) WO2012051478A2 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8571137B2 (en) * 2011-01-14 2013-10-29 Broadcom Corporation Distortion and aliasing reduction for digital to analog conversion
US8872685B2 (en) * 2013-03-15 2014-10-28 Qualcomm Incorporated Techniques to reduce harmonic distortions of impedance attenuators for low-power wideband high-resolution DACs
JP2017046058A (ja) * 2015-08-24 2017-03-02 株式会社東芝 Ad変換器、アナログフロントエンド、及びセンサシステム
US9397676B1 (en) 2015-09-29 2016-07-19 Analog Devices, Inc. Low power switching techniques for digital-to-analog converters
CN106788432B (zh) 2016-12-30 2020-09-22 华为技术有限公司 数模转换电路
US10868557B2 (en) * 2018-03-30 2020-12-15 Taiwan Semiconductor Manufacturing Company, Ltd Analog to digital converter with current steering stage
CN108988861B (zh) * 2018-08-06 2021-10-08 中国电子科技集团公司第二十四研究所 电流模余量放大器
US10784878B1 (en) * 2019-12-21 2020-09-22 Steradian Semiconductors Private Limited Digital to analog converter tolerant to element mismatch
US11042368B1 (en) 2019-12-31 2021-06-22 Express Scripts Strategic Development, Inc. Scalable software development and deployment system using inversion of control architecture
US10819365B1 (en) 2020-02-06 2020-10-27 Analog Devices, Inc. Utilizing current memory property in current steering digital-to-analog converters

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1652467A (zh) * 2004-02-05 2005-08-10 三洋电机株式会社 模数转换器
US20100066575A1 (en) * 2007-03-27 2010-03-18 Slicex, Inc. Methods and Systems for Calibrating a Pipelined Analog-to-Digital Converter
US7750834B2 (en) * 2008-01-24 2010-07-06 Oki Semiconductor Co., Ltd. Encoder for a pipelined analog-to-digital converter
US20100255142A1 (en) * 2007-11-27 2010-10-07 La Seda De Barcelona S.A. Apparatus for unscrambling and aligning preforms

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2789746B2 (ja) * 1989-12-22 1998-08-20 日本電気株式会社 3値論理回路
JP3853334B2 (ja) * 1997-01-30 2006-12-06 富士通株式会社 容量結合を利用したad変換回路及びda変換回路
WO1999029042A1 (en) * 1997-12-02 1999-06-10 Maxim Integrated Products, Inc. Efficient error correction in pipelined analog-to-digital converters
US6081218A (en) 1998-01-30 2000-06-27 Lucent Technologies, Inc. Five-level switched-capacitor DAC, method of operation thereof and sigma-delta converter employing the same
JP3387859B2 (ja) * 1998-12-15 2003-03-17 日本電気株式会社 3値スイッチ回路
US6195032B1 (en) * 1999-08-12 2001-02-27 Centillium Communications, Inc. Two-stage pipelined recycling analog-to-digital converter (ADC)
US6587060B1 (en) 1999-08-26 2003-07-01 Duane L. Abbey Multi-bit monotonic quantizer and linearized delta-sigma modulator based analog-to-digital and digital-to analog conversion
WO2001067614A1 (en) * 2000-02-22 2001-09-13 The Regents Of The University Of California Digital cancellation of d/a converter noise in pipelined a/d converters
US6373418B1 (en) 2000-05-25 2002-04-16 Rockwell Collins, Inc. Nyquist response restoring delta-sigma modulator based analog to digital and digital to analog conversion
US6369744B1 (en) 2000-06-08 2002-04-09 Texas Instruments Incorporated Digitally self-calibrating circuit and method for pipeline ADC
JP2002009622A (ja) * 2000-06-16 2002-01-11 Nec Yonezawa Ltd 電流加算型dac
US6441765B1 (en) * 2000-08-22 2002-08-27 Marvell International, Ltd. Analog to digital converter with enhanced differential non-linearity
EP1465347B9 (en) 2003-03-31 2007-11-14 AMI Semiconductor Belgium BVBA Monotonic precise current DAC
JP3765797B2 (ja) * 2003-05-14 2006-04-12 沖電気工業株式会社 パイプライン型アナログ・ディジタル変換器
US7280064B2 (en) * 2005-09-08 2007-10-09 Realtek Semiconductor Corp. Pipeline ADC with minimum overhead digital error correction
EP2237424B1 (en) 2009-03-30 2013-02-27 Dialog Semiconductor GmbH Tri-level dynamic element matcher allowing reduced reference loading and DAC element reduction

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1652467A (zh) * 2004-02-05 2005-08-10 三洋电机株式会社 模数转换器
US20100066575A1 (en) * 2007-03-27 2010-03-18 Slicex, Inc. Methods and Systems for Calibrating a Pipelined Analog-to-Digital Converter
US20100255142A1 (en) * 2007-11-27 2010-10-07 La Seda De Barcelona S.A. Apparatus for unscrambling and aligning preforms
US7750834B2 (en) * 2008-01-24 2010-07-06 Oki Semiconductor Co., Ltd. Encoder for a pipelined analog-to-digital converter

Also Published As

Publication number Publication date
US20120092199A1 (en) 2012-04-19
US8269661B2 (en) 2012-09-18
WO2012051478A3 (en) 2012-06-14
CN103155416A (zh) 2013-06-12
WO2012051478A2 (en) 2012-04-19
JP2013539952A (ja) 2013-10-28

Similar Documents

Publication Publication Date Title
CN103155416B (zh) 具有三级dac元件的流水线结构的adc
Wang et al. An 8-bit 150-mhz cmos a/d converter
Bult et al. An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm/sup 2
CN105210298B (zh) 多串数模转换器
Yu et al. A 1-V 1.25-GS/S 8-bit self-calibrated flash ADC in 90-nm digital CMOS
JP2013539952A5 (enExample)
CN103098369B (zh) 毛刺减少的多路复用放大器
US6778013B1 (en) Buffer amplifier structures with enhanced linearity
CN101986570B (zh) 模数转换器及其采样保持电路
Chen et al. A 200MS/s, 11 bit SAR-assisted pipeline ADC with bias-enhanced ring amplifier
CN101645710A (zh) 一种低电源电压流水线型折叠内插模数转换器
Zandieh et al. A 2x-oversampling, 128-GS/s 5-bit flash ADC for 64-GBaud applications
Sheikhaei et al. A 4-bit 5 GS/s flash A/D converter in 0.18/spl mu/m CMOS
CN118508966A (zh) 一种应用于逐次逼近型模数转换器的时钟控制比较器
CN101399545B (zh) 低功率缓冲电路
CN102006072B (zh) 采用分组式t/h开关的低电压低功耗折叠内插模数转换器
Wang et al. A 3.3 mW 12 MS/s 10b pipelined ADC in 90 nm digital CMOS
US7906995B2 (en) Clock buffer
CN104333384A (zh) 一种采用失调平均和内插共享电阻网络的折叠内插模数转换器
Wang et al. A 1.2 V 1.0-GS/s 8-bit Voltage-Buffer-Free Folding and interpolating ADC
Chen et al. A 800 MS/s, 12-bit, ringamp-based SAR assisted pipeline ADC with gain error cancellation
TWI650567B (zh) 應用於比較器之自我測試電路及自我測試方法
Chen et al. A 1.2 V 200-MS/s 10-bit Folding and Interpolating ADC in 0.13-μm CMOS
Moreland et al. A 14b 100MSample/s 3-stage A/D converter
CN106712731B (zh) 一种运算放大器

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant