CN102906665B - 具有多种低功率模式的数据处理器 - Google Patents
具有多种低功率模式的数据处理器 Download PDFInfo
- Publication number
- CN102906665B CN102906665B CN201180025514.7A CN201180025514A CN102906665B CN 102906665 B CN102906665 B CN 102906665B CN 201180025514 A CN201180025514 A CN 201180025514A CN 102906665 B CN102906665 B CN 102906665B
- Authority
- CN
- China
- Prior art keywords
- terminal
- voltage
- virtual
- power supply
- voltage regulator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Power Sources (AREA)
- Microcomputers (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US12/786,916 US8489906B2 (en) | 2010-05-25 | 2010-05-25 | Data processor having multiple low power modes |
| US12/786,916 | 2010-05-25 | ||
| PCT/US2011/033211 WO2011149606A2 (en) | 2010-05-25 | 2011-04-20 | Data processor having multiple low power modes |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102906665A CN102906665A (zh) | 2013-01-30 |
| CN102906665B true CN102906665B (zh) | 2015-07-29 |
Family
ID=45004629
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201180025514.7A Active CN102906665B (zh) | 2010-05-25 | 2011-04-20 | 具有多种低功率模式的数据处理器 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US8489906B2 (enExample) |
| EP (1) | EP2577422B1 (enExample) |
| JP (1) | JP5791207B2 (enExample) |
| CN (1) | CN102906665B (enExample) |
| WO (1) | WO2011149606A2 (enExample) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8527709B2 (en) * | 2007-07-20 | 2013-09-03 | Intel Corporation | Technique for preserving cached information during a low power mode |
| DE102010044924B4 (de) * | 2010-09-10 | 2021-09-16 | Texas Instruments Deutschland Gmbh | Elektronische Vorrichtung und Verfahren für diskrete lastadaptive Spannungsregelung |
| US8977878B2 (en) * | 2011-05-19 | 2015-03-10 | Texas Instruments Incorporated | Reducing current leakage in L1 program memory |
| US8230247B2 (en) * | 2011-12-30 | 2012-07-24 | Intel Corporation | Transferring architectural functions of a processor to a platform control hub responsive to the processor entering a deep sleep state |
| JP6100076B2 (ja) * | 2012-05-02 | 2017-03-22 | 株式会社半導体エネルギー研究所 | プロセッサ |
| US9405357B2 (en) * | 2013-04-01 | 2016-08-02 | Advanced Micro Devices, Inc. | Distribution of power gating controls for hierarchical power domains |
| US9335814B2 (en) * | 2013-08-28 | 2016-05-10 | Intel Corporation | Adaptively controlling low power mode operation for a cache memory |
| JP2015064676A (ja) * | 2013-09-24 | 2015-04-09 | 株式会社東芝 | 情報処理装置、半導体装置、情報処理方法およびプログラム |
| GB2520740A (en) * | 2013-11-29 | 2015-06-03 | St Microelectronics Res & Dev | Low power die |
| US9582068B2 (en) * | 2015-02-24 | 2017-02-28 | Qualcomm Incorporated | Circuits and methods providing state information preservation during power saving operations |
| US10209726B2 (en) * | 2016-06-10 | 2019-02-19 | Microsoft Technology Licensing, Llc | Secure input voltage adjustment in processing devices |
| US10228746B1 (en) * | 2017-12-05 | 2019-03-12 | Western Digital Technologies, Inc. | Dynamic distributed power control circuits |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101312343A (zh) * | 2007-05-24 | 2008-11-26 | 辉达公司 | 用于在低电压域断电时防止电流泄漏的设备和方法 |
Family Cites Families (27)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3184265B2 (ja) * | 1991-10-17 | 2001-07-09 | 株式会社日立製作所 | 半導体集積回路装置およびその制御方法 |
| JP4387122B2 (ja) * | 1996-11-21 | 2009-12-16 | 株式会社日立製作所 | 低電力プロセッサ |
| US6021500A (en) | 1997-05-07 | 2000-02-01 | Intel Corporation | Processor with sleep and deep sleep modes |
| JP2001053599A (ja) * | 1999-08-12 | 2001-02-23 | Nec Corp | 半導体集積回路 |
| US6785829B1 (en) | 2000-06-30 | 2004-08-31 | Intel Corporation | Multiple operating frequencies in a processor |
| US6941480B1 (en) | 2000-09-30 | 2005-09-06 | Intel Corporation | Method and apparatus for transitioning a processor state from a first performance mode to a second performance mode |
| US7260731B1 (en) | 2000-10-23 | 2007-08-21 | Transmeta Corporation | Saving power when in or transitioning to a static mode of a processor |
| US7539878B2 (en) | 2001-09-19 | 2009-05-26 | Freescale Semiconductor, Inc. | CPU powerdown method and apparatus therefor |
| US7080269B2 (en) | 2003-05-15 | 2006-07-18 | International Business Machines Corporation | Method and apparatus for implementing power-saving sleep mode in design with multiple clock domains |
| US7085943B2 (en) | 2003-09-26 | 2006-08-01 | Freescale Semiconductor, Inc. | Method and circuitry for controlling supply voltage in a data processing system |
| US7042274B2 (en) | 2003-09-29 | 2006-05-09 | Intel Corporation | Regulated sleep transistor apparatus, method, and system |
| US6903994B1 (en) | 2003-11-14 | 2005-06-07 | Micron Technology, Inc. | Device, system and method for reducing power in a memory device during standby modes |
| US7382178B2 (en) | 2004-07-09 | 2008-06-03 | Mosaid Technologies Corporation | Systems and methods for minimizing static leakage of an integrated circuit |
| US7262631B2 (en) | 2005-04-11 | 2007-08-28 | Arm Limited | Method and apparatus for controlling a voltage level |
| US7099230B1 (en) * | 2005-04-15 | 2006-08-29 | Texas Instruments Incorporated | Virtual ground circuit for reducing SRAM standby power |
| US7522941B2 (en) | 2005-05-23 | 2009-04-21 | Broadcom Corporation | Method and apparatus for reducing standby power consumption of a handheld communication system |
| US7657767B2 (en) * | 2005-06-30 | 2010-02-02 | Intel Corporation | Cache leakage shut-off mechanism |
| US7271615B2 (en) * | 2005-08-16 | 2007-09-18 | Novelics, Llc | Integrated circuits with reduced leakage current |
| JP2007104572A (ja) * | 2005-10-07 | 2007-04-19 | Sony Corp | 半導体装置 |
| JP2007150761A (ja) * | 2005-11-28 | 2007-06-14 | Oki Electric Ind Co Ltd | 半導体集積回路及びリーク電流低減方法 |
| KR100735677B1 (ko) * | 2005-12-28 | 2007-07-04 | 삼성전자주식회사 | 스탠바이 전류 저감 회로 및 이를 구비한 반도체 메모리장치 |
| JP4819870B2 (ja) * | 2006-02-24 | 2011-11-24 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| US7385435B2 (en) | 2006-06-29 | 2008-06-10 | Intel Corporation | Programmable power gating circuit |
| DE102007002150A1 (de) * | 2007-01-15 | 2008-07-31 | Infineon Technologies Ag | Konzept zur Reduktion von Leckströmen von integrierten Schaltungen mit wenigstens einem Transistor |
| US7808856B2 (en) | 2007-06-20 | 2010-10-05 | International Business Machines Corporation | Method to reduce leakage of a SRAM-array |
| JP5011168B2 (ja) * | 2008-03-04 | 2012-08-29 | 日本電信電話株式会社 | 仮想視点画像生成方法、仮想視点画像生成装置、仮想視点画像生成プログラムおよびそのプログラムを記録したコンピュータ読み取り可能な記録媒体 |
| JP5374120B2 (ja) | 2008-11-14 | 2013-12-25 | ルネサスエレクトロニクス株式会社 | 半導体集積回路装置 |
-
2010
- 2010-05-25 US US12/786,916 patent/US8489906B2/en active Active
-
2011
- 2011-04-20 JP JP2013512625A patent/JP5791207B2/ja active Active
- 2011-04-20 CN CN201180025514.7A patent/CN102906665B/zh active Active
- 2011-04-20 EP EP11787069.1A patent/EP2577422B1/en active Active
- 2011-04-20 WO PCT/US2011/033211 patent/WO2011149606A2/en not_active Ceased
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101312343A (zh) * | 2007-05-24 | 2008-11-26 | 辉达公司 | 用于在低电压域断电时防止电流泄漏的设备和方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| EP2577422A2 (en) | 2013-04-10 |
| JP2013528300A (ja) | 2013-07-08 |
| EP2577422A4 (en) | 2016-08-10 |
| US20110296211A1 (en) | 2011-12-01 |
| EP2577422B1 (en) | 2018-07-11 |
| JP5791207B2 (ja) | 2015-10-07 |
| WO2011149606A2 (en) | 2011-12-01 |
| CN102906665A (zh) | 2013-01-30 |
| WO2011149606A3 (en) | 2012-02-02 |
| US8489906B2 (en) | 2013-07-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102906665B (zh) | 具有多种低功率模式的数据处理器 | |
| US7583121B2 (en) | Flip-flop having logic state retention during a power down mode and method therefor | |
| US7768331B1 (en) | State-retentive master-slave flip flop to reduce standby leakage current | |
| Yamaoka et al. | A 300-MHz 25-/spl mu/A/Mb-leakage on-chip SRAM module featuring process-variation immunity and low-leakage-active mode for mobile-phone application processor | |
| US7619440B2 (en) | Circuit having logic state retention during power-down and method therefor | |
| US20050035802A1 (en) | Semiconductor integrated circuit with reduced leakage current | |
| US10536139B2 (en) | Charge-saving power-gate apparatus and method | |
| KR101293528B1 (ko) | 듀얼-기술 트랜지스터들을 사용한 저누설 고성능 정적 랜덤 액세스 메모리 셀 | |
| US8253453B2 (en) | Brown-out detection circuit | |
| US8319548B2 (en) | Integrated circuit having low power mode voltage regulator | |
| US11005459B1 (en) | Efficient retention flop utilizing different voltage domain | |
| US7683697B2 (en) | Circuitry and method for buffering a power mode control signal | |
| US8892930B2 (en) | Systems and methods for power management in electronic devices | |
| CN103650052B (zh) | 用于存储器的电路和方法 | |
| US20160334470A1 (en) | Brown-Out Detector | |
| US8018247B2 (en) | Apparatus and method for reducing power consumption using selective power gating | |
| US8225123B2 (en) | Method and system for integrated circuit power supply management | |
| US8566620B2 (en) | Data processing having multiple low power modes and method therefor | |
| KR20160048165A (ko) | 전자 시스템의 전력 공급 시퀀스의 경쟁 방지 | |
| US20100283445A1 (en) | Integrated circuit having low power mode voltage regulator | |
| US8710916B2 (en) | Electronic circuit having shared leakage current reduction circuits | |
| US9348770B1 (en) | Non-volatile semiconductor memory device with temporary data retention cells and control method thereof | |
| US20080030224A1 (en) | Logic with state retentive sleep mode | |
| US20060061383A1 (en) | On-chip power regulator for ultra low leakage current | |
| CN108616268B (zh) | 一种基于磁性隧道结的状态保持电源门控单元 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder |
Address after: Texas in the United States Patentee after: NXP America Co Ltd Address before: Texas in the United States Patentee before: Fisical Semiconductor Inc. |
|
| CP01 | Change in the name or title of a patent holder |