CN102347301B - 芯片封装件积层的系统和方法 - Google Patents

芯片封装件积层的系统和方法 Download PDF

Info

Publication number
CN102347301B
CN102347301B CN201110264934.2A CN201110264934A CN102347301B CN 102347301 B CN102347301 B CN 102347301B CN 201110264934 A CN201110264934 A CN 201110264934A CN 102347301 B CN102347301 B CN 102347301B
Authority
CN
China
Prior art keywords
naked core
redistributing layer
adhesive phase
chip package
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201110264934.2A
Other languages
English (en)
Other versions
CN102347301A (zh
Inventor
P·A·麦康内利
K·M·迪罗歇
S·史密斯
L·A·普林西普
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
General Electric Co
Original Assignee
General Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by General Electric Co filed Critical General Electric Co
Publication of CN102347301A publication Critical patent/CN102347301A/zh
Application granted granted Critical
Publication of CN102347301B publication Critical patent/CN102347301B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/562—Protection against mechanical damage
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226—Via connections in a multilevel interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H01L2224/82009—Pre-treatment of the connector or the bonding area
    • H01L2224/8203—Reshaping, e.g. forming vias
    • H01L2224/82035—Reshaping, e.g. forming vias by heating means
    • H01L2224/82039—Reshaping, e.g. forming vias by heating means using a laser
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H01L2224/82009—Pre-treatment of the connector or the bonding area
    • H01L2224/8203—Reshaping, e.g. forming vias
    • H01L2224/82047—Reshaping, e.g. forming vias by mechanical means, e.g. severing, pressing, stamping
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83101—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83194—Lateral distribution of the layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/83856—Pre-cured adhesive, i.e. B-stage adhesive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92142—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92144—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01024—Chromium [Cr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/0665—Epoxy resin
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12042—LASER
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15151—Shape the die mounting substrate comprising an aperture, e.g. for underfilling, outgassing, window type wire connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/171—Frame
    • H01L2924/1715—Shape
    • H01L2924/17151—Frame comprising an aperture, e.g. for pressure control, encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
  • Die Bonding (AREA)
  • Solid State Image Pick-Up Elements (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

本发明涉及芯片封装件积层的系统和方法。公开了一种制造芯片封装件的系统和方法。该芯片封装件包括：具有在其中形成的开口的基底再分布层(16)；粘合剂层(24)，其具有在其中形成的没有粘合剂材料的窗口(26)；以及裸芯(12)，其通过该粘合剂层(24)粘附到该基底再分布层(16)，该裸芯(12)与该窗口(26)对准使得只有该裸芯(12)的周边与该粘合剂层(24)接触。遮蔽元件(20)安置在该基底再分布层(16)和该粘合剂层(24)之间，其一般与形成在该基底再分布层(16)中的开口和该粘合剂层(24)的该窗口(26)对准，使得只有该遮蔽元件(20)的周边贴附到该粘合剂层(24)。该遮蔽元件(20)通过气隙(36)与该裸芯(12)隔离，并且配置成选择性地能从该粘合剂层(24)移除，以便暴露裸芯(12)的正面(52)。

Description

芯片封装件积层的系统和方法
技术领域
大体上，本发明的实施例涉及集成电路芯片封装件，更具体地涉及芯片封装件积层(build-up)。使用在该芯片封装件的积层工艺期间保护裸芯(die)免受污染的技术制造芯片封装件。
背景技术
集成电路(IC)芯片封装件典型地制造成包括贴附到层压再分布层的一个或多个裸芯。该层压再分布层由介电层压材料构成，例如卡普顿等，并且通过粘合剂层粘附到裸芯。裸芯通过金属互连电连接到输入/输出系统，该金属互连被路由通过粘贴到基底再分布层的多个另外层压再分布层。
标准芯片封装件制造或积层工艺典型地从提供基底层压再分布层和在其一个表面上施加粘合剂开始。通过将裸芯的正面或有源面施加到该粘合剂层上，使得在裸芯的有源面和跨裸芯的整个面的粘合剂层之间形成接合，一个或多个裸芯然后相对于基底层压再分布层固定。然后形成金属互连，并且金属互连被路由通过基底层压再分布层，以及通过在芯片封装件积层期间随后增加的任何另外层压再分布层。
然而，采用该方式将裸芯沉积到基底层压再分布层具有关于生产工艺和所生产的所得芯片封装件的结构和功能的固有限制。即，在一些应用中，保护裸芯的有源面在芯片封装件的积层工艺期间免受可能的污染是可取的。例如，对于在例如超级拍摄装置(ultracamera)或相似感测装置等成像装置中的芯片封装件的应用，期望保护成像器区(即裸芯)在积层工艺期间免受污染。因为在这样的应用中当芯片封装件的积层完成时，成像器区/裸芯将处于暴露状态，它对于要在积层工艺期间在裸芯的有源面和跨裸芯的整个面的粘合剂层之间形成的接合是不可取的。这样的积层将要求随后将粘合剂从成像区移除，并且可能向成像区引入污染，由此不利地影响超级拍摄装置/感测装置的性能。
因此，需要有用于芯片封装件制造的方法，其保护裸芯在积层工艺期间免受污染。进一步需要有容易纳入组装工艺的与激光钻孔兼容的可升级的且提供低成本组装的制造方法。
发明内容
本发明的实施例通过提供芯片制造的方法克服了前面提到的缺点，在该方法中芯片封装件使用可移除的遮蔽元件制造，该遮蔽元件放置在裸芯上方并且通过气穴与其隔离。该遮蔽元件保护裸芯在积层工艺期间免受污染，并且可以随后从该处移除以暴露裸芯的清洁的正面。
根据本发明的一个方面，芯片封装件包括其中形成有开口的基底再分布层(该开口在该基底再分布层的中心区域形成)，施加于该基底再分布层的一侧的粘合剂层(该粘合剂层具有在其中形成的没有粘合剂材料的窗口)，以及具有通过该粘合剂层粘附到该基底再分布层的正面的裸芯，其中该裸芯与在该粘合剂层中形成的该窗口对准，使得仅该裸芯的正面的周边与该粘合剂层接触。该芯片封装件还包括：在基底再分布层中形成的多个通孔以及多个金属互连，以将基底再分布层电连接到裸芯；以及遮蔽元件，其安置在基底再分布层和粘合剂层之间，并且一般与在基底再分布层中形成的开口和粘合剂层的窗口对准，使得仅该遮蔽元件的周边贴附到粘合剂层，其中该遮蔽元件通过气隙与裸芯隔离。该遮蔽元件配置成可选择性地从粘合剂层移除，以便暴露裸芯的正面。
根据本发明的另一个方面，形成芯片封装件的方法包括提供初始聚合物层压层，将金属遮蔽元件沉积在该初始聚合物层压层的一个表面上以便覆盖其的一部分，以及将粘合剂层施加到该初始聚合物层压层并且在该金属遮蔽元件的上方，该粘合剂层的其中一部分从该粘合剂层移除以在该粘合剂层中形成窗口，该窗口大致上对应于该金属遮蔽元件的表面区域并且与其对准。该方法还包括通过该粘合剂层将裸芯粘贴到该初始聚合物层压层，其中该裸芯安置在窗口上方，使得该裸芯的周边与该粘合剂层接触，并且在该裸芯的中心部分和该遮蔽元件之间形成气穴。该方法进一步包括图案化该初始聚合物层压层以包括多个通孔和多个金属互连，以便将该初始聚合物层压层电连接到该裸芯，限定对应于该粘合剂层中的窗口的该初始聚合物层压层的一部分，并且从该粘合剂层移除该初始聚合物层压层的该部分以及该金属遮蔽元件，以便暴露该裸芯的正面。
根据本发明的再另一个方面，用于制造芯片模块的方法包括提供基底再分布层，将遮蔽元件沉积在该基底再分布层的一个表面上以便覆盖其的一部分，将粘合剂层施加到该基底再分布层和在该遮蔽元件的上方，烧蚀处在邻近该遮蔽元件的区域中的粘合剂层的一部分以便暴露出至少大部分该遮蔽元件，并且将裸芯的正面施加到粘合剂层使得该裸芯与该遮蔽元件对准，其中该裸芯的周边与该粘合剂层接触，并且该裸芯的中心部分与该遮蔽元件通过在其间形成的气隙隔离。该方法还包括在形成多个通孔和多个金属互连来将该基底再分布层电连接到该裸芯的该基底再分布层的随后图案化期间，保持遮蔽元件在适当的位置；烧蚀邻近该遮蔽元件的该基底再分布层的一部分；以及移除该遮蔽元件和该基底再分布层的该部分以便暴露该裸芯的正面。
从下列连同附图提供的本发明的优选实施例的详细说明，将更容易地理解这些以及其他优势和特征。
附图说明
附图图示目前设想用于实施本发明的实施例。
在附图中：
图1是根据本发明的实施例的多个嵌入式芯片封装件的顶视图。
图2-11是根据本发明的实施例在制造/积层工艺的各种阶段期间嵌入式芯片封装件的截面侧视图和顶视图。
具体实施方式
本发明的实施例提供形成芯片封装件的方法。该芯片封装件在该芯片封装件的积层和层压再分布层的图案化期间使用遮蔽元件或保护层来保护裸芯表面而制造。
参照图1，示出多个制造的芯片封装件10或芯片模块。每个芯片封装件10包括与多个再分布层14(即层压层)连接的裸芯12。每个裸芯12由单晶硅锭或多晶硅锭形成，并且制备成使得在它的表面上形成集成电路(IC)布图。根据本发明的一个实施例，裸芯12配置成在成像装置中使用，例如超级拍摄装置、蜂窝电话拍摄装置或相似感测装置。从而，裸芯12构造为“拍摄装置裸芯”，其形成用于图像感测的成像区。关于芯片封装件10的再分布层14，多个再分布层14中的每个都采用可以相对于该裸芯12放置的预先形成的层压薄片或膜的形式。该再分布层14可以由卡普顿聚四氟乙烯(PTFE)或例如液晶聚合物(LCP)或聚酰亚胺材料等另一个聚合物膜形成。如在图1中示出的，每个芯片封装件10都通过在邻近芯片封装件10之间的区域中切穿再分布层14来形成。
如在图2-9中示出的，根据本发明的实施例阐述用于制造多个芯片封装件10(即芯片积层)的技术中的步骤，其中示出在积层工艺的各种阶段的芯片封装件10的侧向截面图和顶视图。参照图2，提供初始或基底再分布层16的完整框架，并且安装在框架18上以允许在其上进行另外的制造步骤。如上文阐述的，该初始再分布层16采用挠性聚合物层压层的形式，例如卡普顿聚四氟乙烯(PTFE)或另一个聚合物/聚酰亚胺膜，并且具有允许从其生产多个芯片封装件10的大小。
在图3-9中示出初始再分布层16的整个框架以及添加到其的另外的层和部件的一部分，使得图示单个芯片封装件10的积层。如在图3中示出的，提供初始再分布层16。根据积层工艺，如在图4A和4B中示出的，金属层18然后沉积在初始再分布层16的一侧，其中该金属层18由将提供与将随后施加的粘合剂适当接合的材料(例如，Ti/Cu/Ti、铬等等)形成。该金属层18可溅射在初始再分布层16上或采用任何其他适当的方式添加，例如电镀等。图案化该金属层18，使得形成保护性遮蔽元件20，其具有根据一个实施例大致上匹配随后添加到芯片封装件10的裸芯12(图1)的面积的面积，如将在下文详细说明的。备选地，认识到保护性遮蔽元件20可以形成为具有比裸芯12(图1)的面积小得多的面积。如进一步在图4A和4B中示出的，进一步图案化金属层18来形成通气孔基底21，其从遮蔽元件20延伸向外延伸经过要添加的裸芯12(图1)的区域。根据一个实施例，金属层18可进一步图案化以便在初始再分布层16上形成多个基底金属互连22。
现在参照图5，在芯片封装件10的积层技术的下一个步骤中，粘合剂层24施加到初始再分布层16和金属层18上。该粘合剂层24可通过可烧蚀的环氧树脂的旋涂施加而施加到初始再分布层16，或可备选地采用施加到初始再分布层16上的粘合剂膜的形式。然后该粘合剂层24部分地固化或烘烤。当部分地固化时，烧蚀粘合剂层24(例如通过紫外(UV)激光)以便形成如在图6A和6B中示出的窗口。特别地，激光烧蚀施加到遮蔽元件20上的粘合剂层24，以便形成暴露该遮蔽元件20的窗口26。另外，激光烧蚀施加到通气孔基底21上方的粘合剂层24，以便形成通向裸芯区域外部(即，从窗口26向外延伸)的小的通气孔28。认识到在激光烧蚀粘合剂层24以形成窗口26和通气孔28期间，遮蔽元件20和通气孔基底21充当“背面阻挡”，其阻止激光从其中通过而到达初始再分布层16。
在芯片封装件10的积层的制造技术的备选实施例中，认识到预先切割的层压膜可以施加到初始再分布层16。即，不是通过旋涂施加连续的粘合剂层24并且随后激光烧蚀粘合剂层24来形成窗口26(如在图5和6A/6B中示出的)，而是可以向初始再分布层16施加具有预先在其中形成的窗口的粘合剂膜，使得不需要激光烧蚀粘合剂层。
当完成激光烧蚀粘合剂层24时，围绕烧蚀区域(即窗口26)的粘合剂层24的一部分30暴露于UV光。该UV光曝光部分地固化该部分30，使得防止粘合剂层24侵占到烧蚀的窗口26中。
现在参照图7A和7B，芯片封装件10的积层继续进行，其中通过粘合剂层24将裸芯12(即，IC)对准并且放置到初始再分布层16上。该裸芯12位于窗口26上方的中心位置，并且压到粘合剂层24上，这时粘合剂层24完全固化以便将裸芯12固定到初始再分布层16，例如通过真空层压和压力烘烤固化工艺等。如在图7A和7B中示出的，裸芯12的大小适合它向外延伸经过遮蔽元件20。有益的是，绕裸芯12的外围形成裸芯焊盘32从而安置在由遮蔽元件20覆盖的裸芯12的区域的外部，其允许随后与裸芯焊盘32的电连接。另外，由于裸芯12向外延伸经过遮蔽元件20，从而该裸芯12搁在粘合剂层24上，并且在裸芯12和遮蔽元件20之间形成气穴36。该气隙36与遮蔽元件20一起起作用来保持裸芯12的顶面清洁不受污染。如在图5中在上文阐述的，通气孔口28被烧蚀而进入粘合剂层24中，其中该通气孔口28从气穴36向外延伸到在被裸芯12覆盖的外部的芯片封装件10的区域。由于该通气孔口28在气隙36和在被裸芯12覆盖的区域外部的周边环境之间提供了流体连通，气隙36中的气压从而可以受控制，例如否则可能在与芯片封装件10的积层工艺关联的温度循环期间在气穴36中增加的压力等。
现在参照图8，当将裸芯12固定到初始再分布层16时，图案化初始再分布层16，以形成多个通孔38，其钻穿形成再分布层16的聚合物材料。根据示范性实施例，通孔38通过激光烧蚀或激光钻孔工艺形成，并且在对应于基底金属互连22和裸芯焊盘32的位置形成，以便暴露基底金属互连22和裸芯焊盘32。备选地，还认识到通孔38可通过其他方法形成，包括：等离子蚀刻，光限定，或机械钻孔工艺。
如在图8中进一步示出的，图案化初始再分布层16包括将金属层/材料(例如籽金属和/或铜)施加到再分布层16，例如通过溅射或电镀工艺以及沉积的金属层/材料的随后的图案化/蚀刻来形成金属互连40。根据本发明的一个实施例，图案化并且蚀刻金属层/材料使得形成金属互连40，其从初始再分布层16的顶面延伸并且向下通过通孔38。金属互连40从而形成与基底金属互连22和裸芯焊盘32的电连接。
现在参照图9，在制造技术的下一步骤中，在与施加裸芯12相反的芯片封装件10的侧上，一个或多个另外的再分布层42层压到初始再分布层16上。该另外的再分布层42通过一系列层压和图案化步骤而施加到初始再分布层16。在初始再分布层16和另外的再分布层42之间施加粘合剂层44。在该另外的再分布层42中形成多个通孔38，并且形成/图案化金属互连40以向下延伸通过通孔38并且通过该另外的再分布层42，以便电连接每个另外的再分布层42。虽然仅示出一个另外的再分布层42施加到初始再分布层16以形成芯片封装件10，但认识到基于期望的配置，可以施加更多再分布层。如在图9中示出的，在积层工艺的另外的步骤中，焊接掩模46可以施加到最外面的另外再分布层42，并且随后图案化以便向其提供保护。还设想例如无源器件(未示出)等另外的部件也可以添加到芯片封装件10，其中进行无源贴附同时保护性遮蔽20在适当位置，使得裸芯12在这样的无源贴附期间受到保护。
在芯片制造技术的下一个步骤中，并且如在图10中示出的，初始再分布层16、另外再分布层42以及粘合剂层44沿路径48被激光烧蚀，该路径48对应于保护性遮蔽20的周边，以便限定或隔开初始再分布层16、另外再分布层42以及粘合剂层44的一部分50。进行激光烧蚀通过初始再分布层16、另外再分布层42以及粘合剂层44向下到达保护性遮蔽20，在此激光被保护性遮蔽20阻挡。当完成烧蚀后，被进行激光烧蚀的安置在保护性遮蔽20的上方的初始再分布层16、另外再分布层42以及粘合剂层44的部分50与保护性遮蔽20一起从芯片封装件10移除。即，保护性遮蔽20粘住初始再分布层16，并且容易从粘合剂层24剥离，使得它可以在单个移除步骤中与部分50一起从芯片封装件10移除。根据本发明的实施例，部分50和保护性遮蔽20可以通过例如真空吸取(vacuumpickup)或水洗(waterscrubbing)等若干技术中的一个移除。
如在图11中示出的，在完成的芯片封装件10中移除部分50和保护性遮蔽20来暴露裸芯12的正面52(即，裸芯前部)。有益地，并且基于保护性遮蔽20在裸芯前部52的上方的存在(通过气穴36与其分隔)，在积层工艺持续期间，裸芯前部52应该是清洁无污染的。
有益地，根据图2-9中图示的技术，芯片封装件10的构造提供芯片封装件积层，其保护裸芯12在积层工艺期间免受污染。另外，该积层技术提供具有减小厚度的芯片封装件10的制造，受限的仅是裸芯12和再分布层16、42的最小厚度要求。这样的减小厚度的芯片封装件10可配置用于在成像装置中使用，例如超级拍摄装置、蜂窝电话拍摄装置或相似的感测装置，其中积层工艺允许拍摄装置透镜(未示出)直接安装到芯片封装件10。然而，还认识到该减小厚度的芯片封装件10可以配置成在其他装置类型中使用，例如微波装置，或将从上文阐述的制造技术中获益的其他装置等。
尽管本发明仅连同有限数量的实施例详细描述，应当容易理解本发明不限于这样公开的实施例。相反，本发明可以修改以包含此前未描述的许多变化、改动、替代或等同设置，但其与本发明的精神和范围相当。另外，尽管描述了本发明的各种实施例，要理解本发明的方面可仅包括描述的实施例中的一些。因此，本发明不视为由前面的描述限制，而仅由附上的权利要求的范围限制。
因此，根据本发明的一个实施例，芯片封装件包括其中形成有开口的基底再分布层(该开口在该基底再分布层的中心区域形成)，施加于该基底再分布层的一侧的粘合剂层(该粘合剂层具有在其中形成的没有粘合剂材料的窗口)，以及具有通过该粘合剂层粘附到该基底再分布层的正面的裸芯，其中该裸芯与在该粘合剂层中形成的该窗口对准，使得仅该裸芯的正面的周边与该粘合剂层接触。该芯片封装件还包括在基底再分布层中形成的多个通孔以及多个金属互连，以将基底再分布层电连接到裸芯；以及遮蔽元件，其安置在基底再分布层和粘合剂层之间，并且一般与在基底再分布层中形成的开口和粘合剂层的窗口对准，使得仅该遮蔽元件的周边贴附到粘合剂层，其中该遮蔽元件通过气隙与裸芯隔离。该遮蔽元件配置成选择性地能从粘合剂层移除，以便暴露裸芯的正面。
根据本发明的另一个实施例，形成芯片封装件的方法包括提供初始聚合物层压层，将金属遮蔽元件沉积在该初始聚合物层压层的一个表面上以便覆盖其的一部分，以及将粘合剂层施加到该初始聚合物层压层并且在该金属遮蔽元件的上方，该粘合剂层具有从其移除的一部分以在该粘合剂层中形成窗口，该窗口大致上对应于该金属遮蔽元件的表面区域并且与其对准。该方法还包括通过该粘合剂层将裸芯粘贴到该初始聚合物层压层，其中该裸芯安置在窗口上方，使得该裸芯的周边与该粘合剂层接触，并且在该裸芯的中心部分和该遮蔽元件之间形成气穴。该方法进一步包括图案化该初始聚合物层压层以包括多个通孔和多个金属互连，以便将该初始聚合物层压层电连接到该裸芯，限定对应于该粘合剂层中的窗口的该初始聚合物层压层的一部分，并且从该粘合剂层移除该初始聚合物层压层的该部分以及该金属遮蔽元件，以便暴露该裸芯的正面。
根据本发明的再另一个实施例，用于制造芯片模块的方法包括提供基底再分布层，将遮蔽元件沉积在该基底再分布层的一个表面以便覆盖其的一部分，将粘合剂层施加到该基底再分布层和在该遮蔽元件的上方，烧蚀处在邻近该遮蔽元件的区域中的粘合剂层的一部分以便暴露出至少大部分该遮蔽元件，并且将裸芯的正面施加到粘合剂层使得该裸芯与该遮蔽元件对准，其中该裸芯的周边与该粘合剂层接触，并且该裸芯的中心部分与该遮蔽元件通过在其间形成的气隙隔离。该方法还包括在形成多个通孔和多个金属互连来将该基底再分布层电连接到该裸芯的该基底再分布层的随后图案化期间，保持遮蔽元件在适当的位置；烧蚀邻近该遮蔽元件的该基底再分布层的一部分；以及移除该遮蔽元件和该基底再分布层的该部分以便暴露该裸芯的正面。

Claims (10)

1.一种芯片封装件(10)，包括：
其中形成有开口的基底再分布层(16)，所述开口在所述基底再分布层(16)的中心区域形成；
施加于所述基底再分布层(16)的一侧的粘合剂层(24)，所述粘合剂层(24)具有在其中形成的没有粘合剂材料的窗口(26)；
具有通过所述粘合剂层(24)粘附到所述基底再分布层(16)的正面(52)的裸芯(12)，其中所述裸芯(12)与在所述粘合剂层(24)中形成的所述窗口(26)对准，使得仅所述裸芯(12)的正面(52)的周边与所述粘合剂层(24)接触；
在所述基底再分布层(16)中形成的多个通孔(38)以及多个金属互连(40)，以将所述基底再分布层(16)电连接到所述裸芯(12)；以及
遮蔽元件(20)，其安置在所述基底再分布层(16)和所述粘合剂层(24)之间，并且与在所述基底再分布层(16)中形成的所述开口和所述粘合剂层(24)的所述窗口(26)对准，使得仅所述遮蔽元件(20)的周边贴附到所述粘合剂层(24)，所述遮蔽元件(20)通过气隙(36)与所述裸芯(12)隔离；
其中所述遮蔽元件(20)配置成选择性地能从所述粘合剂层(24)移除，以便暴露所述裸芯(12)的正面(52)。
2.如权利要求1所述的芯片封装件(10)，进一步包括在所述粘合剂层(24)中形成的通气孔口(28)，所述通气孔口(28)从所述气隙(36)向外延伸经过所述裸芯(12)的所述周边。
3.如权利要求2所述的芯片封装件(10)，其中所述通气孔口(28)配置成使所述气隙(36)与周边环境流体连通。
4.如权利要求2所述的芯片封装件(10)，进一步包括安置在所述通气孔口(28)下方的金属通气孔基底(21)以便形成所述通气孔口(28)。
5.如权利要求1所述的芯片封装件(10)，进一步包括：
至少一个另外的再分布层(42)，其在与所述裸芯(12)相反的侧上粘贴到所述基底再分布层(16)；以及
多个通孔(38)和多个金属互连(40)，其在所述另外的再分布层(42)的每个中形成。
6.如权利要求5所述的芯片封装件(10)，进一步包括安置在最顶部的另外的再分布层(42)上的焊接掩模(46)。
7.如权利要求1所述的芯片封装件(10)，其中所述遮蔽元件(20)包括图案化的金属遮蔽。
8.如权利要求1所述的芯片封装件(10)，其中所述裸芯(12)包括配置成形成图像感测区域的拍摄装置裸芯。
9.如权利要求1所述的芯片封装件(10)，其中所述遮蔽元件(20)具有小于所述裸芯(12)的面积的面积。
10.如权利要求9所述的芯片封装件(10)，其中所述裸芯(12)进一步包括绕其的周边形成的多个裸芯焊盘(32)，所述多个裸芯焊盘(32)安置在由遮蔽元件(20)覆盖的裸芯(12)的区域外部。
CN201110264934.2A 2010-07-26 2011-07-26 芯片封装件积层的系统和方法 Active CN102347301B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/843606 2010-07-26
US12/843,606 US8623699B2 (en) 2010-07-26 2010-07-26 Method of chip package build-up

Publications (2)

Publication Number Publication Date
CN102347301A CN102347301A (zh) 2012-02-08
CN102347301B true CN102347301B (zh) 2015-11-25

Family

ID=44532619

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201110264934.2A Active CN102347301B (zh) 2010-07-26 2011-07-26 芯片封装件积层的系统和方法

Country Status (6)

Country Link
US (2) US8623699B2 (zh)
EP (1) EP2434539B1 (zh)
JP (1) JP5806534B2 (zh)
KR (1) KR101846548B1 (zh)
CN (1) CN102347301B (zh)
TW (1) TWI536509B (zh)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8618652B2 (en) 2010-04-16 2013-12-31 Intel Corporation Forming functionalized carrier structures with coreless packages
US8969176B2 (en) * 2010-12-03 2015-03-03 Raytheon Company Laminated transferable interconnect for microelectronic package
US8658473B2 (en) * 2012-03-27 2014-02-25 General Electric Company Ultrathin buried die module and method of manufacturing thereof
US9117813B2 (en) 2012-06-15 2015-08-25 General Electric Company Integrated circuit package and method of making same
US9324664B2 (en) * 2013-02-22 2016-04-26 Unimicron Technology Corp. Embedded chip package structure
KR102647496B1 (ko) * 2015-09-30 2024-03-15 스카이워크스 솔루션즈, 인코포레이티드 실드된 모듈들의 제조에 관한 디바이스들 및 방법들
CN110164839B (zh) * 2019-05-27 2020-01-31 广东工业大学 一种高密度线路嵌入转移的扇出型封装结构与方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0718885A2 (en) * 1994-12-19 1996-06-26 Martin Marietta Corporation Structure for protecting air bridges on semiconductor chips from damage
US6255137B1 (en) * 1999-07-01 2001-07-03 Lockheed Martin Corp. Method for making air pockets in an HDI context
CN101477971A (zh) * 2007-12-31 2009-07-08 联发科技股份有限公司 半导体芯片及其制造方法

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5355102A (en) * 1990-04-05 1994-10-11 General Electric Company HDI impedance matched microwave circuit assembly
US5401687A (en) * 1993-04-15 1995-03-28 Martin Marietta Corporation Process for high density interconnection of substrates and integrated circuit chips containing sensitive structures
US5635762A (en) * 1993-05-18 1997-06-03 U.S. Philips Corporation Flip chip semiconductor device with dual purpose metallized ground conductor
US5527741A (en) * 1994-10-11 1996-06-18 Martin Marietta Corporation Fabrication and structures of circuit modules with flexible interconnect layers
US6671948B2 (en) * 2000-12-18 2004-01-06 General Electric Company Interconnection method using an etch stop
US6964881B2 (en) * 2002-08-27 2005-11-15 Micron Technology, Inc. Multi-chip wafer level system packages and methods of forming same
US8259454B2 (en) 2008-04-14 2012-09-04 General Electric Company Interconnect structure including hybrid frame panel
US20110156261A1 (en) * 2009-03-24 2011-06-30 Christopher James Kapusta Integrated circuit package and method of making same
US8319318B2 (en) * 2010-04-06 2012-11-27 Intel Corporation Forming metal filled die back-side film for electromagnetic interference shielding with coreless packages
US8618652B2 (en) * 2010-04-16 2013-12-31 Intel Corporation Forming functionalized carrier structures with coreless packages

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0718885A2 (en) * 1994-12-19 1996-06-26 Martin Marietta Corporation Structure for protecting air bridges on semiconductor chips from damage
US6255137B1 (en) * 1999-07-01 2001-07-03 Lockheed Martin Corp. Method for making air pockets in an HDI context
CN101477971A (zh) * 2007-12-31 2009-07-08 联发科技股份有限公司 半导体芯片及其制造方法

Also Published As

Publication number Publication date
CN102347301A (zh) 2012-02-08
US20140110866A1 (en) 2014-04-24
TW201216420A (en) 2012-04-16
KR20120010985A (ko) 2012-02-06
US8623699B2 (en) 2014-01-07
EP2434539A2 (en) 2012-03-28
KR101846548B1 (ko) 2018-04-06
EP2434539B1 (en) 2022-01-26
TWI536509B (zh) 2016-06-01
JP2012069918A (ja) 2012-04-05
US20120018857A1 (en) 2012-01-26
JP5806534B2 (ja) 2015-11-10
EP2434539A3 (en) 2018-01-17
US8829690B2 (en) 2014-09-09

Similar Documents

Publication Publication Date Title
CN102347301B (zh) 芯片封装件积层的系统和方法
CN205984935U (zh) 指纹感测器装置
US8564123B2 (en) Chip package and fabrication method thereof
US9305842B2 (en) Fabrication methods of chip device packages
US8432032B2 (en) Chip package and fabrication method thereof
US7939377B1 (en) Method of manufacturing semiconductor element mounted wiring board
CN106206485A (zh) 图像传感器模组及其制作方法
US9142486B2 (en) Chip package and fabrication method thereof
JP2009206253A (ja) 半導体装置
WO2008112101A4 (en) Packaging methods for imager devices
KR20160080166A (ko) 이미지 센서 내장형 패키지 및 그 제조방법
KR20140081193A (ko) 고밀도 및 저밀도 기판 영역을 구비한 하이브리드 기판 및 그 제조방법
US20150123285A1 (en) Chip device packages and fabrication methods thereof
TW200803682A (en) Process for producing circuit board
JP2017050310A (ja) 電子部品装置及びその製造方法
TW200950046A (en) Electronics device package and fabrication method thereof
JP4468427B2 (ja) 半導体装置の製造方法
JP5620698B2 (ja) 半導体構成体及び半導体構成体の製造方法
CN106252345A (zh) 指纹传感器模组及其制作方法
CN101937855B (zh) 元件内埋式封装结构的制作方法及其封装结构
KR20140081231A (ko) 전자소자 내장형 인쇄회로기판 및 그 제조방법
JP2010171216A (ja) Ｍｅｍｓデバイスパッケージ装置及びその製造方法
JP2009004498A (ja) 半導体装置とその製造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant