CN102237338A - 具有改进连接的基板通孔 - Google Patents

具有改进连接的基板通孔 Download PDF

Info

Publication number
CN102237338A
CN102237338A CN2010102625610A CN201010262561A CN102237338A CN 102237338 A CN102237338 A CN 102237338A CN 2010102625610 A CN2010102625610 A CN 2010102625610A CN 201010262561 A CN201010262561 A CN 201010262561A CN 102237338 A CN102237338 A CN 102237338A
Authority
CN
China
Prior art keywords
metal
tsv
substrate
hole
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2010102625610A
Other languages
English (en)
Other versions
CN102237338B (zh
Inventor
林俊成
杨固峰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Original Assignee
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Manufacturing Co TSMC Ltd filed Critical Taiwan Semiconductor Manufacturing Co TSMC Ltd
Publication of CN102237338A publication Critical patent/CN102237338A/zh
Application granted granted Critical
Publication of CN102237338B publication Critical patent/CN102237338B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H01L21/76879—Filling of holes, grooves or trenches, e.g. vias, with conductive material by selective deposition of conductive material in the vias, e.g. selective C.V.D. on semiconductor material, plating
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226—Via connections in a multilevel interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
    • H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13155—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141—Disposition
    • H01L2224/1418—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/14181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1027—IV
    • H01L2924/10271—Silicon-germanium [SiGe]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1032—III-V
    • H01L2924/10329—Gallium arsenide [GaAs]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

一种具有改进连接的基板通孔包括基板以及基板上方的多个电介质层。在多个电介质层中形成多个金属化层，其中，多个金属化层中的至少一个包括金属焊盘。基板通孔(TSV)从多个电介质层的最上层延伸到基板的底面。深传导通孔从多个电介质层的最上层延伸落到金属焊盘上。金属线形成在多个电介质层的最上层之上，并使TSV和深传导通孔互连。

Description

具有改进连接的基板通孔
技术领域
本发明总的来说涉及一种集成电路结构，更具体地，涉及利用改进的电连接形成基板通孔。
背景技术
在减小集成电路的尺寸和减小RC延迟的努力中，通常使用三维集成电路(3DIC)和堆叠晶片(die)。基板通孔(Through-Substrate Via，TSV)由此被用在3DIC和堆叠晶片中。在这种情况下，通常使用TSV来将晶片上的集成电路连接至晶片的背面。此外，TSV还被用于提供用于通过晶片的背面(其可被接地金属膜覆盖)将集成电路接地的短接地路径。
通常使用两种用于形成TSV的方法：先通孔方法和后通孔方法。当使用先通孔方法形成时，在执行后端制成(BEOL)处理之前形成通孔。因此，在形成金属化层之前形成TSV。然而，由于BEOL处理中的热预算，使用先通孔方法形成的TSV存在诸如铜爆裂以及金属-1到金属-2桥接的问题。
另一方面，尽管先通孔方法节省成本并具有短时间投放市场的优点，但所得到的结构在电源连接方面效率较低。例如，图1和图2示出了包括先通孔TSV的两个互连结构。在图1中，晶片4通过面对面结合而结合至晶片2。在图2中，晶片4通过面对背结合而结合至晶片2。TSV 6形成在晶片2中，并用于将电源连接至晶片2中的器件。观察到，不管是如图1所示从凸块12将电源引入晶片2还是如图2所示从晶片4将电源引入晶片2，都如箭头14所示，电源到晶片4中的器件8具有长路径。此外，每个长电源路径14都包括多条金属线和通孔。因此，电源路径的阻抗也比较大。
发明内容
根据一个方面，一种器件包括基板以及基板上方的互联结构。互连结构包括多个金属化层，金属化层包括底部金属化层(M1)和顶部金属化层(Mtop)。电介质层在Mtop之上。形成基板通孔(TSV)以从电介质层的顶面延伸到基板的底面。形成深传导通孔以从电介质层的顶面延伸落在多个金属化层的一个中的金属焊盘上。金属线在电介质层之上并使TSV和深传导通孔互连。
还公开了其他实施例。
附图说明
为了更加完整地理解实施例及其优点，现在参照以下结合附图进行的描述，其中：
图1和图2示出了电源通过基板通孔(TSV)到晶片的传统连接；
图3至图9示出了根据各个实施例的在制造包括TSV和连接至TSV的深传导通孔的晶片过程中的中间阶段的截面图；以及
图10示出了包括TSV和深传导通孔的晶片，其中，在与形成TSV和深传导通孔的处理步骤分离的处理步骤中形成连接TSV和深传导通孔的金属线。
具体实施方式
下面详细讨论所公开实施例的制造和使用。然而，应该理解，实施例提供了许多可在各种特定环境下具体化的可应用的发明构思。所讨论的具体实施例仅仅是示意性的，并且不限于所公开的范围。
提供了用于形成基板通孔(TSV，当形成在硅基板中时，有时也被称为硅通孔)的新方法。示出了制造实施例的中间阶段。然后讨论实施例的变化。贯穿各个示图和所示出的实施例，类似的参考标号用于表示类似的元件。
参照图3，提供了其中包括基板22和集成电路24(由晶体管代表)的晶片20。根据各个实施例，晶圆20是包括诸如晶体管的有源集成电路器件的元件晶圆(device wafer)。基板22可以是半导体基板(诸如块硅基板)，但是其还可以由其他半导体材料(诸如，锗化硅、砷化镓等)形成。诸如晶体管(由晶体管24代表)的半导体器件可形成在基板22的前表面22a上。互连结构26形成在基板22的前侧上。互连结构26可包括层间电介质(ILD)层28(其中具有晶体管的电极)和ILD 28中的接触插塞30，其中，接触插塞30可由钨或其他金属材料形成。
此外，互连结构26包括金属层间电介质(IMD)34、金属线/焊盘38(包括38A和38B)以及IMD 34中的通孔40。IMD 34可以由具有低-k值(例如，低于大约2.5，或者甚至低于大约2.0)的低-k电介质材料形成。互连结构26可包括底部金属化层(通常称为M1)、顶部金属化层(通常称为Mtop)、以及它们之间的多个金属化层(包括直接在M1之上的金属化层(M2)、直接在M2之上的金属化层(M3)等)。互连结构26中的金属部件可以电耦合至半导体器件24。金属线/焊盘38和通孔40可由铜或铜合金形成，并且可使用已知的镶嵌处理形成。金属线/焊盘38包括金属线38A和金属焊盘38B，金属焊盘38B用于使随后形成的深通孔落在其上。
互连结构26可进一步包括直接在金属化层Mtop之上的一个或多个钝化层47。钝化层47可以是非低-k电介质层，并且可以由氧化硅、氮化硅、未掺杂硅酸盐玻璃、聚酰亚胺等形成。此外，附加金属线/焊盘以及通孔(未示出)可形成在钝化层47中。
在可选实施例中，晶圆20是内插晶圆(interposer wafer)，并且基本独立于集成电路器件(包括形成在其中的诸如晶体管和二极管的有源器件)。在这些实施例中，基板22可以由半导体材料或电介质材料形成。电介质材料可以是氧化硅、诸如聚酰亚胺的有机材料、诸如膜塑料的混合材料、玻璃等。此外，内插晶圆20可包括或者可以独立于诸如电容器、电阻器、电感、变容二极管等的无源器件。
参照图4，在形成互连结构26(可包括或不包括层47)之后，形成TSV开口44和深通孔开口46(包括46A、46B、46C、46D以及未示出的更多可能开口)。在一个实施例中，光刻胶50被形成并图案化。然后，通过蚀刻同时形成TSV开口44和深通孔开口46。TSV开口44延伸到基板22中，而深通孔开口46停止于各自的金属焊盘38B，通过深通孔46露出金属焊盘38B。此外，深通孔46的形成可以以任何期望的结合停止于从M1到Mtop的不同金属化层的任意一个中的金属焊盘38B。
在一个实施例中，图案加载效应可用于同时形成具有不同深度的TSV开口44和深通孔开口46。观察到，当形成特定通孔开口时，具有较大水平尺寸的通孔开口可以比具有较小尺寸的通孔开口具有更大的深度，即使它们通过相同的蚀刻处理形成。作为蚀刻处理中图案加载效应的结果，以及由于TSV开口44和深通孔开口46之间的尺寸差异，所得到的TSV开口44和深通孔开口46将具有不同深度。通过适当地调节水平尺寸W1至W5，当达到TSV开口44的理想深度D1时，也达到了理想深度D2、D3、D4、D5等。这可以减少金属焊盘38B的不理想过蚀刻，因此可以使得对金属焊盘38B的不期望损害最小化。因此，TSV开口44的水平尺寸W1(可以是直径或长度/宽度，取决于TSV开口44的形状)大于深通孔开口46的水平尺寸W2、W3、W4和W5。在一个实施例中，W1/W2(或者W1/W3、W1/W4等)的比率可以大于约1.5，大于约5，甚至大于约100。此外，TSV开口44的深度D1大于深通孔开口46的深度D2。在一个实施例中，D1/D2(或者D1/D3、D1/D4等)的比率可以大于约5，或者甚至大于约5000。此外，在所示实施例中，W2可以大于W3，比率W2/W3大于约1.2，W3可以大于W4，比率W3/W4大于约1.2，以及W4可以大于W5，比率W4/W5大于约1.2。
参照图5，绝缘层52被形成并图案化，以及通过绝缘层52中的开口露出金属焊盘38B。接下来，覆盖形成扩散阻挡层54(也被称为粘着层)，覆盖TSV开口44的侧壁和底部。扩散阻挡层54可包括常用的阻挡材料(诸如钛、氮化钛、钽、氮化钽以及它们的组合)，并且可使用例如物理汽相沉积来形成。接下来，可以在扩散阻挡层54上覆盖形成薄晶种层(未示出)。晶种层的材料可包括铜或铜合金，并且还可以包括诸如银、金、铝和它们的组合的金属。在一个实施例中，通过溅射形成晶种层。在其他实施例中，可以使用其他常用的方法，诸如电镀或无电镀。
参照图6，在先前形成的结构上形成掩模56。在一个实施例中，例如，掩模56包括光刻胶。然后，对掩模56进行图案化。在一个示例性实施例中，所得到的TSV需要连接至金属焊盘38B。因此，在掩模56中形成开口58，以露出TSV开口44和深通孔开口46。
在图7中，金属材料被填充到开口44、46和58中，在TSV开口44中形成TSV 60，在深通孔开口46中形成深传导通孔62，以及在开口58中形成金属线66。在各个实施例中，填充材料包括铜或铜合金，尽管还可以使用其他金属，诸如铝、银、金和它们的组合。形成方法可包括印刷、电镀、无电镀等。在用金属材料填充TSV开口44的同一沉积处理中，相同的金属材料还可以填充到开口58中，从而形成金属线66(还被称为再分配线)。
接下来，如图8所示，去除掩模56。然后，如图9所示，可以形成钝化层72和凸块下金属层(UBM)74。还形成金属凸块76。金属凸块76可以是焊料块、铜块，并且可以包括诸如镍、金、焊料等的其他层/材料。
在形成金属凸块76之后，可以研磨晶圆20的背面，使得露出TSV 60。然后，在晶圆20的背面形成可包括UBM 78和接合焊盘/金属凸块80的背面互连结构。此外，可以在TSV 60和金属凸块80之间形成包括多个再分配层的背面互连结构(未示出)并且将二者电耦合。
图10示出了可选实施例。除了金属线66不是在与形成TSV 60和深通孔62的相同处理中形成之外，该实施例基本上与图9所示的实施例相同。在相关的形成处理中，在形成图5所示的结构之后，填充TSV开口44和深通孔开口46，随后通过诸如化学机械抛光(CMP)的平面化处理去除多余金属，由此形成TSV 60和深通孔62。然而，在CMP之后，TSV 60和深通孔62彼此电断开。接下来，形成金属线66以电耦合TSV 60至深通孔62。在所得到的结构中，扩散阻挡层67将TSV 60和深通孔62与金属线66隔开。扩散阻挡层67可包括钛、氮化钛、钽、氮化钽等。然而，在图9所示的结构中，不形成扩散阻挡层67来将TSV 60和深通孔62与金属线66隔开。
尽管在所示图中将包括半导体器件的器件晶片用作实例，但由实施例提供的教导可以容易地应用于不包括诸如晶体管、电阻器、二极管、电容器等的集成电路的内插晶片。类似地，通过使用实施例，深通孔可以形成在前侧互连结构和背面互连结构中的任意一个或者两个的互连结构上，其中深通孔连接至内插晶片中的TSV。
在实施例中，形成深通孔62，可通过具有不同深度的深通孔62将引入TSV 60的电源(或信号)提供给金属焊盘38B。与传统的后通孔结构相比，大大缩短了到达不同金属化层上的金属部件的路径。结果，有效改进了电源连接效率。
尽管详细描述了实施例及其优点，但应该理解，在不背离由所附权利要求限定的实施例的精神和范围的情况下，可以进行各种修改、替换和改变。此外，本申请的范围不限于在说明书中描述的处理、机器、制造以及物质、装置、方法和步骤的组合的具体实施例。本领域的技术员人将容易地通过本公开理解目前存在或随后开发的处理、机器、制造以及物质、装置、方法和步骤的组合，并根据本公开执行与本文描述的对应实施例基本相同的功能或者实现基本相同的结果。因此，所附权利要求旨在包括在这些处理、机器、制造以及物质、装置、方法和步骤的组合的范围内。此外，每个权利要求都构成单独的实施例，并且各个权利要求和实施例的组合都在本公开的范围内。

Claims (10)

1.一种器件，包括：
基板；
多个电介质层，在所述基板之上；
多个金属化层，形成在所述多个电介质层中，其中，所述多个金属化层中的至少一个包括金属焊盘；
基板通孔(TSV)，从所述多个电介质层的最上层延伸到所述基板的底面；
深传导通孔，从所述多个电介质层的最上层延伸落在所述金属焊盘上；以及
金属线，在所述多个电介质层的最上层上，并使所述TSV和所述深传导通孔互连。
2.根据权利要求1所述的器件，其中，所述金属焊盘被定位成低于所述多个金属化层的最上层，或者所述金属焊盘被定位在所述多个金属化层的最下层中；
所述TSV的第一水平尺寸大于所述深传导通孔的第二水平尺寸。
3.根据权利要求1所述的器件，还包括：
集成电路器件，在所述基板的表面上，所述基板基本独立于集成电路器件；和/或
阻挡层，在所述TSV和所述金属线之间。
4.根据权利要求1所述的器件，其中，所述TSV和所述金属线形成由相同金属材料形成的连续区域，在所述TSV和所述金属线之间没有阻挡层。
5.一种器件，包括：
基板；
互连结构，在所述基板之上，所述互连结构包括：
多个金属化层，包括：
底部金属化层(M1)；
第一金属化层(M2)，直接在所述M1之上；
第二金属化层(M3)，直接在所述M2之上；
顶部金属化层(Mtop)，在所述M3之上；以及
金属焊盘，形成在M1、M2和M3的至少一个中；
基板通孔(TSV)，从所述Mtop延伸到所述基板的底面；
深传导通孔，从所述Mtop延伸到所述金属焊盘；以及
金属线，在所述互连结构上方，并使所述TSV和所述深传导通孔互连。
6.根据权利要求5所述的器件，其中，所述金属焊盘形成在所述M2中，或者所述金属焊盘形成在所述M3中；
所述基板为硅基板，或者所述基板为电介质基板；
所述TSV的第一水平尺寸与所述深传导通孔的第二水平尺寸的比率大于约1.2。
7.根据权利要求5所述的器件，其中，所述TSV和所述金属线由相同的金属材料形成，在所述TSV和所述金属线之间没有扩散阻挡层。
8.根据权利要求5所述的器件，还包括：在所述TSV和所述金属线之间的扩散阻挡层。
9.一种器件，包括：
基板；
互连结构，在所述基板之上，所述互连结构包括：
多个低-k电介质层；
多个金属化层，在所述多个低-k电介质层中并包括金属焊盘，其中，所述金属焊盘包括铜；和
电介质层，在所述多个金属化层之上，其中，所述电介质层的k值大于所述多个低-k电介质层的k值；
基板通孔(TSV)，从所述电介质层的顶面延伸到所述基板的底面；
第一深传导通孔，从所述电介质层的顶面延伸落在所述多个金属化层的第一金属化层中的第一金属焊盘上；
第二深传导通孔，从所述电介质层的顶面延伸落在所述多个金属化层的第二金属化层中的第二金属焊盘上，所述第二金属化层不同于所述第一金属化层；以及
金属线，在所述电介质层之上，并将所述TSV电耦合至所述第一深传导通孔和所述第二深传导通孔。
10.根据权利要求9所述的器件，其中，所述电介质层由非低-k电介质材料形成，所述TSV以及所述第一深传导通孔和所述第二深传导通孔形成连续区域，没有扩散阻挡层将所述TSV与所述第一深传导通孔和所述第二深传导通孔隔离开。
CN201010262561.0A 2010-04-28 2010-08-24 具有改进连接的基板通孔 Active CN102237338B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/769,251 US9293366B2 (en) 2010-04-28 2010-04-28 Through-substrate vias with improved connections
US12/769,251 2010-04-28

Publications (2)

Publication Number Publication Date
CN102237338A true CN102237338A (zh) 2011-11-09
CN102237338B CN102237338B (zh) 2014-09-17

Family

ID=44857604

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010262561.0A Active CN102237338B (zh) 2010-04-28 2010-08-24 具有改进连接的基板通孔

Country Status (2)

Country Link
US (5) US9293366B2 (zh)
CN (1) CN102237338B (zh)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102542096A (zh) * 2011-11-23 2012-07-04 北京工业大学 3d集成电路中tsv的中点定位方法
CN104051329A (zh) * 2013-03-15 2014-09-17 台湾积体电路制造股份有限公司 用于堆叠器件的互连结构和方法
CN112687659A (zh) * 2019-10-18 2021-04-20 台湾积体电路制造股份有限公司 半导体结构和用于形成半导体结构的方法

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7728390B2 (en) * 2005-05-06 2010-06-01 Taiwan Semiconductor Manufacturing Company, Ltd. Multi-level interconnection memory device
US9293418B2 (en) 2007-07-03 2016-03-22 Taiwan Semiconductor Manufacturing Company, Ltd. Backside through vias in a bonded structure
US8513119B2 (en) 2008-12-10 2013-08-20 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming bump structure having tapered sidewalls for stacked dies
US20100171197A1 (en) 2009-01-05 2010-07-08 Hung-Pin Chang Isolation Structure for Stacked Dies
IT1396332B1 (it) 2009-10-02 2012-11-16 St Microelectronics Srl Schieramento di fotodiodi per rilevazione di immagini a due terminali uscita di dati multiplati e procedimento di fabbricazione.
US8159060B2 (en) 2009-10-29 2012-04-17 International Business Machines Corporation Hybrid bonding interface for 3-dimensional chip integration
JP5853351B2 (ja) * 2010-03-25 2016-02-09 ソニー株式会社 半導体装置、半導体装置の製造方法、及び電子機器
US8466059B2 (en) 2010-03-30 2013-06-18 Taiwan Semiconductor Manufacturing Company, Ltd. Multi-layer interconnect structure for stacked dies
US9293366B2 (en) * 2010-04-28 2016-03-22 Taiwan Semiconductor Manufacturing Company, Ltd. Through-substrate vias with improved connections
JP5703105B2 (ja) * 2011-04-15 2015-04-15 株式会社東芝 半導体装置及びその製造方法
US8753981B2 (en) * 2011-04-22 2014-06-17 Micron Technology, Inc. Microelectronic devices with through-silicon vias and associated methods of manufacturing
US9257525B2 (en) * 2011-05-13 2016-02-09 Intersil Americas LLC Systems and methods for forming isolated devices in a handle wafer
US8900994B2 (en) 2011-06-09 2014-12-02 Taiwan Semiconductor Manufacturing Company, Ltd. Method for producing a protective structure
US8614145B2 (en) 2011-12-14 2013-12-24 Sematech, Inc. Through substrate via formation processing using sacrificial material
US9570398B2 (en) * 2012-05-18 2017-02-14 Xintec Inc. Chip package and method for forming the same
JP6128787B2 (ja) * 2012-09-28 2017-05-17 キヤノン株式会社 半導体装置
US9064850B2 (en) 2012-11-15 2015-06-23 Taiwan Semiconductor Manufacturing Company, Ltd. Through-substrate via formation with improved topography control
KR20150118638A (ko) 2014-04-14 2015-10-23 에스케이하이닉스 주식회사 이미지 센서 및 그 제조 방법
KR20150139255A (ko) 2014-06-03 2015-12-11 에스케이하이닉스 주식회사 반도체 장치 및 그 제조방법
CN105719947B (zh) * 2014-12-04 2018-10-16 中芯国际集成电路制造(上海)有限公司 半导体器件的形成方法
SG10201408768XA (en) 2014-12-29 2016-07-28 Globalfoundries Sg Pte Ltd Device without zero mark layer
US9673275B2 (en) * 2015-10-22 2017-06-06 Qualcomm Incorporated Isolated complementary metal-oxide semiconductor (CMOS) devices for radio-frequency (RF) circuits
EP3407376B1 (en) * 2016-02-29 2020-04-01 Towerjazz Panasonic Semiconductor Co., Ltd. Semiconductor device and method for manufacturing same
US11011463B2 (en) * 2016-07-01 2021-05-18 Intel Corporation Dielectric helmet-based approaches for back end of line (BEOL) interconnect fabrication and structures resulting therefrom
US20200006272A1 (en) * 2018-06-29 2020-01-02 Andreas Augustin Through-silicon via pillars for connecting dice and methods of assembling same
US11081783B2 (en) 2018-09-18 2021-08-03 Micron Technology, Inc. Integrated antenna using through silicon vias
KR102504834B1 (ko) 2019-03-11 2023-02-28 삼성전자 주식회사 집적회로 칩 및 그 제조 방법과 집적회로 칩을 포함하는 집적회로 패키지 및 디스플레이 장치
US11094613B2 (en) * 2019-08-22 2021-08-17 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor structure and manufacturing method thereof
US11600519B2 (en) * 2019-09-16 2023-03-07 International Business Machines Corporation Skip-via proximity interconnect
US11652146B2 (en) * 2020-02-07 2023-05-16 Rfhic Corporation Method of forming a semiconductor wafer containing a gallium-nitride layer and two diamond layers
US11670559B2 (en) * 2020-03-27 2023-06-06 Samsung Electronics Co., Ltd. Semiconductor device
US11113443B1 (en) 2020-06-12 2021-09-07 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated circuit with thicker metal lines on lower metallization layer
KR20220016411A (ko) 2020-07-31 2022-02-09 삼성전자주식회사 반도체 소자
US11749629B2 (en) * 2020-12-10 2023-09-05 Advanced Micro Devices, Inc. High-speed die connections using a conductive insert
US11798883B2 (en) 2021-04-08 2023-10-24 Samsung Electronics Co., Ltd. Semiconductor device and method of fabricating the same

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101556944A (zh) * 2007-12-21 2009-10-14 台湾积体电路制造股份有限公司 形成穿透硅通孔的结构和工艺
US20090315154A1 (en) * 2008-06-19 2009-12-24 Micron Technology, Inc. Semiconductor with through-substrate interconnect

Family Cites Families (70)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5227103A (en) * 1990-02-07 1993-07-13 E. I. Du Pont De Nemours And Company High speed insulated conductors
US5227013A (en) * 1991-07-25 1993-07-13 Microelectronics And Computer Technology Corporation Forming via holes in a multilevel substrate in a single step
JPH05211239A (ja) 1991-09-12 1993-08-20 Texas Instr Inc <Ti> 集積回路相互接続構造とそれを形成する方法
US5489554A (en) * 1992-07-21 1996-02-06 Hughes Aircraft Company Method of making a 3-dimensional circuit assembly having electrical contacts that extend through the IC layer
US5329695A (en) * 1992-09-01 1994-07-19 Rogers Corporation Method of manufacturing a multilayer circuit board
US5324687A (en) * 1992-10-16 1994-06-28 General Electric Company Method for thinning of integrated circuit chips for lightweight packaged electronic systems
DE4314907C1 (de) * 1993-05-05 1994-08-25 Siemens Ag Verfahren zur Herstellung von vertikal miteinander elektrisch leitend kontaktierten Halbleiterbauelementen
US5391917A (en) 1993-05-10 1995-02-21 International Business Machines Corporation Multiprocessor module packaging
KR0136684B1 (en) * 1993-06-01 1998-04-29 Matsushita Electric Ind Co Ltd Semiconductor device and manufacture thereof
US6882030B2 (en) 1996-10-29 2005-04-19 Tru-Si Technologies, Inc. Integrated circuit structures with a conductor formed in a through hole in a semiconductor substrate and protruding from a surface of the substrate
EP2270845A3 (en) 1996-10-29 2013-04-03 Invensas Corporation Integrated circuits and methods for their fabrication
US6037822A (en) 1997-09-30 2000-03-14 Intel Corporation Method and apparatus for distributing a clock on the silicon backside of an integrated circuit
US5998292A (en) 1997-11-12 1999-12-07 International Business Machines Corporation Method for making three dimensional circuit integration
JP3532788B2 (ja) 1999-04-13 2004-05-31 唯知 須賀 半導体装置及びその製造方法
US6617681B1 (en) * 1999-06-28 2003-09-09 Intel Corporation Interposer and method of making same
US6322903B1 (en) 1999-12-06 2001-11-27 Tru-Si Technologies, Inc. Package of integrated circuits and vertical integration
US6444576B1 (en) 2000-06-16 2002-09-03 Chartered Semiconductor Manufacturing, Ltd. Three dimensional IC package module
US6984892B2 (en) * 2001-03-28 2006-01-10 Lam Research Corporation Semiconductor structure implementing low-K dielectric materials and supporting stubs
JP2002329722A (ja) * 2001-04-27 2002-11-15 Nec Corp 半導体装置及びその製造方法
US6810583B2 (en) * 2001-08-07 2004-11-02 International Business Machines Corporation Coupling of conductive vias to complex power-signal substructures
US7253091B2 (en) * 2001-09-28 2007-08-07 Hrl Laboratories, Llc Process for assembling three-dimensional systems on a chip and structure thus obtained
US6599778B2 (en) 2001-12-19 2003-07-29 International Business Machines Corporation Chip and wafer integration process using vertical connections
EP1472730A4 (en) 2002-01-16 2010-04-14 Mann Alfred E Found Scient Res HOUSING FOR ELECTRONIC CIRCUITS WITH REDUCED SIZE
US6762076B2 (en) 2002-02-20 2004-07-13 Intel Corporation Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices
US6642081B1 (en) * 2002-04-11 2003-11-04 Robert Patti Interlocking conductor method for bonding wafers to produce stacked integrated circuits
US6800930B2 (en) 2002-07-31 2004-10-05 Micron Technology, Inc. Semiconductor dice having back side redistribution layer accessed using through-silicon vias, and assemblies
US6972209B2 (en) * 2002-11-27 2005-12-06 International Business Machines Corporation Stacked via-stud with improved reliability in copper metallurgy
US7030481B2 (en) 2002-12-09 2006-04-18 Internation Business Machines Corporation High density chip carrier with integrated passive devices
US7354798B2 (en) * 2002-12-20 2008-04-08 International Business Machines Corporation Three-dimensional device fabrication method
US6841883B1 (en) 2003-03-31 2005-01-11 Micron Technology, Inc. Multi-dice chip scale semiconductor components and wafer level methods of fabrication
US6924551B2 (en) 2003-05-28 2005-08-02 Intel Corporation Through silicon via, folded flex microelectronic package
US7111149B2 (en) 2003-07-07 2006-09-19 Intel Corporation Method and apparatus for generating a device ID for stacked devices
TWI251313B (en) 2003-09-26 2006-03-11 Seiko Epson Corp Intermediate chip module, semiconductor device, circuit board, and electronic device
US7335972B2 (en) 2003-11-13 2008-02-26 Sandia Corporation Heterogeneously integrated microsystem-on-a-chip
US7049170B2 (en) 2003-12-17 2006-05-23 Tru-Si Technologies, Inc. Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities
US7060601B2 (en) 2003-12-17 2006-06-13 Tru-Si Technologies, Inc. Packaging substrates for integrated circuits and soldering methods
JP4467318B2 (ja) 2004-01-28 2010-05-26 Ｎｅｃエレクトロニクス株式会社 半導体装置、マルチチップ半導体装置用チップのアライメント方法およびマルチチップ半導体装置用チップの製造方法
US7262495B2 (en) 2004-10-07 2007-08-28 Hewlett-Packard Development Company, L.P. 3D interconnect with protruding contacts
US7297574B2 (en) 2005-06-17 2007-11-20 Infineon Technologies Ag Multi-chip device and method for producing a multi-chip device
US7605082B1 (en) * 2005-10-13 2009-10-20 Novellus Systems, Inc. Capping before barrier-removal IC fabrication method
TWI285419B (en) * 2005-10-26 2007-08-11 Ind Tech Res Inst Wafer-to-wafer stacking with supporting pedestals
US7626257B2 (en) * 2006-01-18 2009-12-01 Infineon Technologies Ag Semiconductor devices and methods of manufacture thereof
US7378339B2 (en) * 2006-03-30 2008-05-27 Freescale Semiconductor, Inc. Barrier for use in 3-D integration of circuits
TWI370515B (en) * 2006-09-29 2012-08-11 Megica Corp Circuit component
US7618295B2 (en) * 2007-01-04 2009-11-17 Whirlpool Corporation Adapter and consumer electronic device functional unit
US7608538B2 (en) * 2007-01-05 2009-10-27 International Business Machines Corporation Formation of vertical devices by electroplating
US20100044853A1 (en) * 2007-01-17 2010-02-25 Nxp, B.V. System-in-package with through substrate via holes
US7795735B2 (en) * 2007-03-21 2010-09-14 Taiwan Semiconductor Manufacturing Co., Ltd. Methods for forming single dies with multi-layer interconnect structures and structures formed therefrom
US7564115B2 (en) * 2007-05-16 2009-07-21 Taiwan Semiconductor Manufacturing Company, Ltd. Tapered through-silicon via structure
US20080303154A1 (en) 2007-06-11 2008-12-11 Hon-Lin Huang Through-silicon via interconnection formed with a cap layer
KR100881199B1 (ko) * 2007-07-02 2009-02-05 삼성전자주식회사 관통전극을 구비하는 반도체 장치 및 이를 제조하는 방법
US9293418B2 (en) * 2007-07-03 2016-03-22 Taiwan Semiconductor Manufacturing Company, Ltd. Backside through vias in a bonded structure
KR100906065B1 (ko) * 2007-07-12 2009-07-03 주식회사 동부하이텍 반도체칩, 이의 제조 방법 및 이를 가지는 적층 패키지
US7973413B2 (en) * 2007-08-24 2011-07-05 Taiwan Semiconductor Manufacturing Company, Ltd. Through-substrate via for semiconductor device
US8476769B2 (en) * 2007-10-17 2013-07-02 Taiwan Semiconductor Manufacturing Company, Ltd. Through-silicon vias and methods for forming the same
US8227902B2 (en) * 2007-11-26 2012-07-24 Taiwan Semiconductor Manufacturing Company, Ltd. Structures for preventing cross-talk between through-silicon vias and integrated circuits
KR100929464B1 (ko) * 2007-12-21 2009-12-02 주식회사 동부하이텍 반도체칩, 이의 제조 방법 및 반도체칩 적층 패키지
US7759212B2 (en) * 2007-12-26 2010-07-20 Stats Chippac, Ltd. System-in-package having integrated passive devices and method therefor
US7799678B2 (en) * 2008-01-30 2010-09-21 Freescale Semiconductor, Inc. Method for forming a through silicon via layout
JP2009277719A (ja) * 2008-05-12 2009-11-26 Nec Electronics Corp 半導体装置及びその製造方法
US8101494B2 (en) * 2008-08-14 2012-01-24 International Business Machines Corporation Structure, design structure and method of manufacturing a structure having VIAS and high density capacitors
US8653648B2 (en) * 2008-10-03 2014-02-18 Taiwan Semiconductor Manufacturing Company, Ltd. Zigzag pattern for TSV copper adhesion
US8227889B2 (en) * 2008-12-08 2012-07-24 United Microelectronics Corp. Semiconductor device
US8168529B2 (en) * 2009-01-26 2012-05-01 Taiwan Semiconductor Manufacturing Company, Ltd. Forming seal ring in an integrated circuit die
US8299583B2 (en) * 2009-03-05 2012-10-30 International Business Machines Corporation Two-sided semiconductor structure
US9406561B2 (en) * 2009-04-20 2016-08-02 International Business Machines Corporation Three dimensional integrated circuit integration using dielectric bonding first and through via formation last
US9293366B2 (en) * 2010-04-28 2016-03-22 Taiwan Semiconductor Manufacturing Company, Ltd. Through-substrate vias with improved connections
KR20120000748A (ko) * 2010-06-28 2012-01-04 삼성전자주식회사 반도체 소자 및 그 제조 방법
US8916471B1 (en) * 2013-08-26 2014-12-23 United Microelectronics Corp. Method for forming semiconductor structure having through silicon via for signal and shielding structure
KR102495587B1 (ko) * 2016-01-12 2023-02-03 삼성전자주식회사 관통 비아 구조체를 갖는 반도체 소자

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101556944A (zh) * 2007-12-21 2009-10-14 台湾积体电路制造股份有限公司 形成穿透硅通孔的结构和工艺
US20090315154A1 (en) * 2008-06-19 2009-12-24 Micron Technology, Inc. Semiconductor with through-substrate interconnect

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102542096A (zh) * 2011-11-23 2012-07-04 北京工业大学 3d集成电路中tsv的中点定位方法
CN104051329A (zh) * 2013-03-15 2014-09-17 台湾积体电路制造股份有限公司 用于堆叠器件的互连结构和方法
CN104051329B (zh) * 2013-03-15 2017-07-28 台湾积体电路制造股份有限公司 用于堆叠器件的互连结构和方法
CN112687659A (zh) * 2019-10-18 2021-04-20 台湾积体电路制造股份有限公司 半导体结构和用于形成半导体结构的方法
CN112687659B (zh) * 2019-10-18 2024-06-11 台湾积体电路制造股份有限公司 半导体结构和用于形成半导体结构的方法

Also Published As

Publication number Publication date
US9293366B2 (en) 2016-03-22
US9704783B2 (en) 2017-07-11
US11296011B2 (en) 2022-04-05
US20170317011A1 (en) 2017-11-02
US20190326199A1 (en) 2019-10-24
US20160181179A1 (en) 2016-06-23
US20210125900A1 (en) 2021-04-29
CN102237338B (zh) 2014-09-17
US10340205B2 (en) 2019-07-02
US20110266691A1 (en) 2011-11-03

Similar Documents

Publication Publication Date Title
CN102237338B (zh) 具有改进连接的基板通孔
US11587910B2 (en) Stacked semiconductor structure and method
US9978708B2 (en) Wafer backside interconnect structure connected to TSVs
US8779572B2 (en) On-chip heat spreader
US8994188B2 (en) Interconnect structures for substrate
US6762076B2 (en) Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices
CN102347320B (zh) 装置及其制造方法
US8395267B2 (en) Through-substrate via and redistribution layer with metal paste
US9818668B2 (en) Thermal vias disposed in a substrate without a liner layer
US9978637B2 (en) Mechanism for forming patterned metal pad connected to multiple through silicon vias (TSVs)
TW202002188A (zh) 三維積體電路結構

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant