CN101777908A - 时序电路中泄漏电流的降低 - Google Patents

时序电路中泄漏电流的降低 Download PDF

Info

Publication number
CN101777908A
CN101777908A CN201010109303.9A CN201010109303A CN101777908A CN 101777908 A CN101777908 A CN 101777908A CN 201010109303 A CN201010109303 A CN 201010109303A CN 101777908 A CN101777908 A CN 101777908A
Authority
CN
China
Prior art keywords
flop
reset flip
reset
circuit
combinational logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201010109303.9A
Other languages
English (en)
Chinese (zh)
Inventor
斯连列法斯·斯利亚迪巴托拉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
LSI Corp
Infineon Technologies North America Corp
Original Assignee
Infineon Technologies North America Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies North America Corp filed Critical Infineon Technologies North America Corp
Publication of CN101777908A publication Critical patent/CN101777908A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Power Sources (AREA)
CN201010109303.9A 2009-12-17 2010-02-11 时序电路中泄漏电流的降低 Pending CN101777908A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/640,004 US8736332B2 (en) 2009-12-17 2009-12-17 Leakage current reduction in a sequential circuit
US12/640,004 2009-12-17

Publications (1)

Publication Number Publication Date
CN101777908A true CN101777908A (zh) 2010-07-14

Family

ID=42514259

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010109303.9A Pending CN101777908A (zh) 2009-12-17 2010-02-11 时序电路中泄漏电流的降低

Country Status (6)

Country Link
US (1) US8736332B2 (enExample)
EP (1) EP2339752B1 (enExample)
JP (1) JP5462703B2 (enExample)
KR (1) KR20110069664A (enExample)
CN (1) CN101777908A (enExample)
TW (1) TW201123731A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105720966A (zh) * 2014-12-18 2016-06-29 马维尔国际贸易有限公司 具有备用电路单元的集成电路
CN108988837A (zh) * 2013-09-12 2018-12-11 美光科技公司 用于集成电路中的泄漏电流减少的设备及方法

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8307226B1 (en) * 2011-12-20 2012-11-06 Intel Corporation Method, apparatus, and system for reducing leakage power consumption
US9496851B2 (en) * 2014-09-10 2016-11-15 Qualcomm Incorporated Systems and methods for setting logic to a desired leakage state
KR101971472B1 (ko) * 2014-12-26 2019-08-13 전자부품연구원 저전력 구현을 위한 순차회로 설계방법
US9503086B1 (en) * 2015-09-16 2016-11-22 Apple Inc. Lockup latch for subthreshold operation
CN105515565B (zh) * 2015-12-14 2018-07-13 天津光电通信技术有限公司 一种硬件逻辑资源复用模块及复用实现的方法
US10423203B2 (en) * 2016-12-28 2019-09-24 Intel Corporation Flip-flop circuit with low-leakage transistors

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040194037A1 (en) * 2003-03-31 2004-09-30 Intel Corporation Leakage control in integrated circuits
JP2008028897A (ja) * 2006-07-25 2008-02-07 Matsushita Electric Ind Co Ltd 半導体集積回路およびその関連技術
CN101277107A (zh) * 2007-03-28 2008-10-01 Arm有限公司 减小低功率模式中的泄漏功率

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW392307B (en) * 1998-01-13 2000-06-01 Mitsubishi Electric Corp A method of the manufacture and the setup of the semiconductor apparatus
JPH11340812A (ja) 1998-05-22 1999-12-10 Mitsubishi Electric Corp 半導体装置
US6169419B1 (en) * 1998-09-10 2001-01-02 Intel Corporation Method and apparatus for reducing standby leakage current using a transistor stack effect
US6191606B1 (en) 1998-09-10 2001-02-20 Intel Corporation Method and apparatus for reducing standby leakage current using input vector activation
US7096374B2 (en) * 2003-05-21 2006-08-22 Agilent Technologies, Inc. Method and apparatus for defining an input state vector that achieves low power consumption in digital circuit in an idle state
KR100574967B1 (ko) 2004-01-29 2006-04-28 삼성전자주식회사 Ｍｔｃｍｏｓ용 제어회로
US7305335B2 (en) * 2004-11-23 2007-12-04 Schweitzer Engineering Laboratories, Inc. Permanent three-pole independent pole operation recloser simulator feature in a single-pole trip capable recloser control
US20070168792A1 (en) * 2005-12-09 2007-07-19 International Business Machines Corporation Method to Reduce Leakage Within a Sequential Network and Latch Circuit
US7949971B2 (en) * 2007-03-27 2011-05-24 International Business Machines Corporation Method and apparatus for on-the-fly minimum power state transition
US7735045B1 (en) * 2008-03-12 2010-06-08 Xilinx, Inc. Method and apparatus for mapping flip-flop logic onto shift register logic

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040194037A1 (en) * 2003-03-31 2004-09-30 Intel Corporation Leakage control in integrated circuits
JP2008028897A (ja) * 2006-07-25 2008-02-07 Matsushita Electric Ind Co Ltd 半導体集積回路およびその関連技術
CN101277107A (zh) * 2007-03-28 2008-10-01 Arm有限公司 减小低功率模式中的泄漏功率

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108988837A (zh) * 2013-09-12 2018-12-11 美光科技公司 用于集成电路中的泄漏电流减少的设备及方法
CN108988837B (zh) * 2013-09-12 2022-07-12 美光科技公司 用于集成电路中的泄漏电流减少的设备及方法
CN105720966A (zh) * 2014-12-18 2016-06-29 马维尔国际贸易有限公司 具有备用电路单元的集成电路
CN105720966B (zh) * 2014-12-18 2020-12-11 马维尔亚洲私人有限公司 具有备用电路单元的集成电路

Also Published As

Publication number Publication date
JP2011130405A (ja) 2011-06-30
EP2339752B1 (en) 2014-05-21
TW201123731A (en) 2011-07-01
EP2339752A1 (en) 2011-06-29
JP5462703B2 (ja) 2014-04-02
US20110148496A1 (en) 2011-06-23
US8736332B2 (en) 2014-05-27
KR20110069664A (ko) 2011-06-23

Similar Documents

Publication Publication Date Title
CN101777908A (zh) 时序电路中泄漏电流的降低
CN101442307B (zh) 电平转换器
CN104050305B (zh) 一种tc‑bc转换的电路单元
TW201507358A (zh) 電壓準位轉換電路
CN105720970B (zh) 一种基于FinFET器件的异或/同或门电路
Frustaci et al. Designing high-speed adders in power-constrained environments
CN101351965A (zh) 具有子阈值模拟电路的本地异步、模块级同步的可配置逻辑模块
CN102545837B (zh) 用于亚阈值电路的d触发器电路结构
US20100127745A1 (en) Double-triggered logic circuit
CN104901681A (zh) 一种vdd耐压cmos的2vdd电平转换电路
Sandiri et al. Design of noise immune subthreshold circuits using dynamic threshold Schmitt trigger logic
Katreepalli et al. Energy-efficient synchronous counter design with minimum hardware overhead
Varma et al. A novel 1-bit full adder design using DCVSL XOR/XNOR gate and pass transistor multiplexers
Balaji et al. Rapid low power Synchronous circuits using transmission gates
Islam et al. A high performance dynamic logic with nmos based resistive keeper circuit
Raut et al. Design and implementation of single electron transistor N-BIT multiplier
Sowjanya et al. Efficiency of adiabatic logic for low-power VLSI using cascaded ECRL and PFAL inverter
Mohan et al. Performance analysis of 1 bit full adder using GDI logic
Gupta et al. Low Power Design of SRFlipFlop Using 45nm Technology
Saji et al. A low power variable sized CSLA implementation using GDI logic in 45nm SOI technology
CN102355254B (zh) 无时钟状态回归骨牌逻辑门及相关的集成电路与估算方法
Saha et al. A low-voltage, Low-Power 4-bit BCD adder, designed using the Clock Gated Power Gating, and the DVT scheme
Habib et al. Complementary JFET Logic for Low-Power Applications in Extreme Environments
Umale Design and Analysis of Low Power Dual Edge Triggered Mechanism Flip-Flop Employing Power Gating Methodology
Akashe et al. Modelling of high speed low power decoder in nanometer era

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C12 Rejection of a patent application after its publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20100714