CN101689508B - 用于形成双金属栅极结构的方法 - Google Patents

用于形成双金属栅极结构的方法 Download PDF

Info

Publication number
CN101689508B
CN101689508B CN2008800227234A CN200880022723A CN101689508B CN 101689508 B CN101689508 B CN 101689508B CN 2008800227234 A CN2008800227234 A CN 2008800227234A CN 200880022723 A CN200880022723 A CN 200880022723A CN 101689508 B CN101689508 B CN 101689508B
Authority
CN
China
Prior art keywords
layer
forming
gate
gate electrode
dielectric layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2008800227234A
Other languages
English (en)
Chinese (zh)
Other versions
CN101689508A (zh
Inventor
G·V·卡尔维
C·卡帕索
斯里坎斯·B.·萨马弗达姆
詹姆斯·K.·谢弗
W·J·泰勒
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of CN101689508A publication Critical patent/CN101689508A/zh
Application granted granted Critical
Publication of CN101689508B publication Critical patent/CN101689508B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0167—Manufacturing their channels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0172—Manufacturing their gate conductors
    • H10D84/0177—Manufacturing their gate conductors the gate conductors having different materials or different implants
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0181—Manufacturing their gate insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Thin Film Transistor (AREA)
CN2008800227234A 2007-06-29 2008-05-20 用于形成双金属栅极结构的方法 Expired - Fee Related CN101689508B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/771,690 2007-06-29
US11/771,690 US7445981B1 (en) 2007-06-29 2007-06-29 Method for forming a dual metal gate structure
PCT/US2008/064198 WO2009005904A1 (en) 2007-06-29 2008-05-20 Method for forming a dual metal gate structure

Publications (2)

Publication Number Publication Date
CN101689508A CN101689508A (zh) 2010-03-31
CN101689508B true CN101689508B (zh) 2011-08-17

Family

ID=39916465

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2008800227234A Expired - Fee Related CN101689508B (zh) 2007-06-29 2008-05-20 用于形成双金属栅极结构的方法

Country Status (5)

Country Link
US (1) US7445981B1 (enExample)
JP (1) JP5294278B2 (enExample)
CN (1) CN101689508B (enExample)
TW (1) TWI421980B (enExample)
WO (1) WO2009005904A1 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7666730B2 (en) * 2007-06-29 2010-02-23 Freescale Semiconductor, Inc. Method for forming a dual metal gate structure
US7790553B2 (en) * 2008-07-10 2010-09-07 International Business Machines Corporation Methods for forming high performance gates and structures thereof
US8105892B2 (en) * 2009-08-18 2012-01-31 International Business Machines Corporation Thermal dual gate oxide device integration
DE102010028459B4 (de) * 2010-04-30 2018-01-11 Globalfoundries Dresden Module One Limited Liability Company & Co. Kg Reduzierte STI-Topographie in Metallgatetransistoren mit großem ε durch Verwendung einer Maske nach Abscheidung einer Kanalhalbleiterlegierung
EP2472573A1 (en) * 2011-01-04 2012-07-04 Nxp B.V. Vertical transistor manufacturing method and vertical transistor
DE102011079836B4 (de) * 2011-07-26 2017-02-02 Globalfoundries Inc. Reduzieren der Topographie von Isolationsgebieten bei der Herstellung einer Kanalhalbleiterlegierung in Transistoren
US9041116B2 (en) 2012-05-23 2015-05-26 International Business Machines Corporation Structure and method to modulate threshold voltage for high-K metal gate field effect transistors (FETs)
US9373501B2 (en) * 2013-04-16 2016-06-21 International Business Machines Corporation Hydroxyl group termination for nucleation of a dielectric metallic oxide
KR20190034822A (ko) * 2017-09-25 2019-04-03 삼성전자주식회사 반도체 장치

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6794252B2 (en) * 2001-09-28 2004-09-21 Texas Instruments Incorporated Method and system for forming dual work function gate electrodes in a semiconductor device

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100399356B1 (ko) * 2001-04-11 2003-09-26 삼성전자주식회사 듀얼 게이트를 가지는 씨모스형 반도체 장치 형성 방법
US6645818B1 (en) * 2002-11-13 2003-11-11 Chartered Semiconductor Manufacturing Ltd. Method to fabricate dual-metal gate for N- and P-FETs
US6972224B2 (en) * 2003-03-27 2005-12-06 Freescale Semiconductor, Inc. Method for fabricating dual-metal gate device
US6897095B1 (en) 2004-05-12 2005-05-24 Freescale Semiconductor, Inc. Semiconductor process and integrated circuit having dual metal oxide gate dielectric with single metal gate electrode
US20060084220A1 (en) * 2004-10-15 2006-04-20 Freescale Semiconductor, Inc. Differentially nitrided gate dielectrics in CMOS fabrication process
KR100719340B1 (ko) * 2005-01-14 2007-05-17 삼성전자주식회사 듀얼 게이트 전극을 갖는 반도체 소자 및 그 형성 방법
KR100697694B1 (ko) * 2005-08-02 2007-03-20 삼성전자주식회사 듀얼 게이트를 갖는 반도체 장치 및 그 제조 방법
TWI267926B (en) * 2005-09-23 2006-12-01 Ind Tech Res Inst A new method for high mobility enhancement strained channel CMOS with single workfunction metal-gate
US7504696B2 (en) * 2006-01-10 2009-03-17 International Business Machines Corporation CMOS with dual metal gate

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6794252B2 (en) * 2001-09-28 2004-09-21 Texas Instruments Incorporated Method and system for forming dual work function gate electrodes in a semiconductor device

Also Published As

Publication number Publication date
JP5294278B2 (ja) 2013-09-18
CN101689508A (zh) 2010-03-31
TWI421980B (zh) 2014-01-01
JP2010532579A (ja) 2010-10-07
TW200903723A (en) 2009-01-16
US7445981B1 (en) 2008-11-04
WO2009005904A1 (en) 2009-01-08

Similar Documents

Publication Publication Date Title
CN101689508B (zh) 用于形成双金属栅极结构的方法
CN102136429B (zh) 半导体器件及其制造方法
CN104241135B (zh) 在硅化物形成之前在触点蚀刻之后添加的电介质衬里
CN101091244A (zh) 用于cmos工艺的金属栅极晶体管及其制造方法
JP2014086724A (ja) 論理トランジスタおよび不揮発性メモリ（ｎｖｍ）セルを作成する方法
CN101667541A (zh) 半导体装置的金属栅极堆叠的形成方法
US7521775B2 (en) Protection of three dimensional transistor structures during gate stack etch
CN104347519A (zh) 使用栅极优先方法集成非易失性存储器和高k及金属栅极
JP6173083B2 (ja) 電界効果半導体デバイスを製造する方法
US7091071B2 (en) Semiconductor fabrication process including recessed source/drain regions in an SOI wafer
US8815674B1 (en) Methods of forming a semiconductor device by performing a wet acid etching process while preventing or reducing loss of active area and/or isolation regions
CN101689509B (zh) 用于形成双金属栅极结构的方法
CN104377204A (zh) 非易失性存储器(NVM)单元、高压晶体管和高-k 以及金属栅晶体管集成
CN105810585B (zh) 半导体结构的制作方法
US8765542B1 (en) Methods of forming a semiconductor device while preventing or reducing loss of active area and/or isolation regions
CN101743622B (zh) 具有金属电极的半导体器件的形成及其结构
US7795089B2 (en) Forming a semiconductor device having epitaxially grown source and drain regions
CN104124142B (zh) 一种半导体器件及其制造方法
CN101194350A (zh) 用可弃式间隔物提高的源极与漏极工艺
CN104037073A (zh) 一种半导体器件的制造方法
CN103681498B (zh) 一种半导体器件的制造方法
CN106856192B (zh) 晶体管的形成方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20110817

Termination date: 20200520

CF01 Termination of patent right due to non-payment of annual fee