CN101540313B - 具有接合连接的电路装置 - Google Patents

具有接合连接的电路装置 Download PDF

Info

Publication number
CN101540313B
CN101540313B CN2009100043468A CN200910004346A CN101540313B CN 101540313 B CN101540313 B CN 101540313B CN 2009100043468 A CN2009100043468 A CN 2009100043468A CN 200910004346 A CN200910004346 A CN 200910004346A CN 101540313 B CN101540313 B CN 101540313B
Authority
CN
China
Prior art keywords
power semiconductor
printed conductor
joint face
substrate
load
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2009100043468A
Other languages
English (en)
Other versions
CN101540313A (zh
Inventor
M·莱德雷尔
N·瓦伦塔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semikron GmbH and Co KG
Semikron Elektronik GmbH and Co KG
Original Assignee
Semikron Elektronik GmbH and Co KG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semikron Elektronik GmbH and Co KG filed Critical Semikron Elektronik GmbH and Co KG
Publication of CN101540313A publication Critical patent/CN101540313A/zh
Application granted granted Critical
Publication of CN101540313B publication Critical patent/CN101540313B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05553—Shape in top view being rectangular
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601—Structure
    • H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/4813—Connecting within a semiconductor or solid-state body, i.e. fly wire, bridge wire
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/4813—Connecting within a semiconductor or solid-state body, i.e. fly wire, bridge wire
    • H01L2224/48132—Connecting within a semiconductor or solid-state body, i.e. fly wire, bridge wire with an intermediate bond, e.g. continuous wire daisy chain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H01L2224/48139—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate with an intermediate bond, e.g. continuous wire daisy chain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/4826—Connecting between the body and an opposite side of the item with respect to the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4846—Connecting portions with multiple bonds on the same bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48464—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area also being a ball bond, i.e. ball-to-ball
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49113—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01052—Tellurium [Te]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1305—Bipolar Junction Transistor [BJT]
    • H01L2924/13055—Insulated gate bipolar transistor [IGBT]

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • Wire Bonding (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Inverter Devices (AREA)
  • Electronic Switches (AREA)
  • Multi-Conductor Connections (AREA)
  • Power Conversion In General (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

本发明涉及一种电路装置，具有包括印制导线的衬底、至少一个第一功率半导体部件和相应的接合连接。在此第一功率半导体部件具有相同极性的第一负载连接面和第二负载连接面。该接合连接本身具有奇数N个接合线，其中N-1个接合线的第一半从衬底的第一印制导线延伸到第一负载连接面，该N-1个接合线的第二半从该第一印制导线延伸到第二负载连接面。此外第N个从第一印制导线出发的连接线在第一负载连接面和第二负载连接面上都具有至少一个接合脚。

Description

具有接合连接的电路装置
技术领域
本发明描述了一种电路装置，具有衬底(Substrate)、设置在衬底上的印制导线(Leiterbahnen)以及设置在至少一个印制导线上的至少一个功率半导体部件(Leistungshalbleiterbauelement)。各自的功率半导体部件借助基本上早已公知的接合连接(Bondverbindung)而与第一印制导线导电地连接。这种类型的电路装置优选用于功率半导体模块(Leistungshalbleitermodulen)。
背景技术
已知多种衬底变形方案，优选具有绝缘的基体，例如作为AMB(活性金属钎焊：active metal braze)衬底、DCB(直接键合铜：direct copper bonding)衬底或IMS(绝缘金属衬底：insulated metalsubstrate)衬底。在这些衬底的第二印制导线上，优选以材料一体(stoffschluessig)和导电的方式设置功率半导体部件。
功率半导体部件与其它印制导线、例如第一印制导线的其它电接触通常借助于接合连接实现，其中接合连接具有多个单独的接合线(Bonddraehte)来用于连接负载。
由于功率半导体部件的进一步发展，其侧向延展减小，并且因此在载流能力(Stromtragfaehigkeit)不变的情况下，功率半导体部件的面积减小。例如具有相同极性的两个负载连接面的功率半导体部件是已知的，相同极性的负载连接面例如是功率晶体管的发射极连接面(Emitteranschlussflaechen)。其中，对于功率半导体部件的负荷，有利的是为两个发射极连接面均匀地施加电流。
借助于接合连接实现的电连接的载流能力通过单个接合线的直径以及接合线的数量来确定。因此，在从衬底的印制导线到功率晶体管的负载连接面的接合连接中接合线的数量为奇数可能是必要的以及有意义的。
在很多应用中，功率二极管(Leistungsdioden)的负载连接面还借助于相同的接合连接与功率晶体管的负载连接面连接。其中，功率二极管的负载连接面的大小可能限制每个接合连接中接合线的数量。
发明内容
本发明要解决的技术问题在于提供一种电路装置，该电路装置使得能够在接合连接中接合线的数量为奇数的情况下为功率半导体部件的相同极性的两个负载连接面均匀地施加电流。
按照本发明，该技术问题通过具有权利要求1所述特征的电路装置解决。优选的实施方式在从属权利要求中描述。
根据本发明的电路装置的出发点是优选为上述类型的衬底。该衬底具有多个印制导线，其中在第二印制导线上设置至少一个第一功率半导体部件。该至少一个功率半导体部件借助于所分配的接合连接而与第一印制导线导电地连接。
各自的第一功率半导体部件具有相同极性的第一和第二负载连接面。电路装置的接合连接具有奇数N个接合线，其中N-1个接合线中一半的接合线从衬底的第一印制导线延伸到第一负载连接面。这N-1个接合线中另一半的接合线从该第一印制导线延伸到第二负载连接面。根据本发明，第N个从第一印制导线出发的连接线在第一负载连接面以及第二负载连接面上都具有至少一个接合脚(Bondfuss)，并且因此与两个负载连接面导电地连接。
通过该结构，可以均匀地为两个负载连接面施加电流，并且因此均匀地为整个功率半导体部件施加电流。为了即使在运行于功率半导体部件的功率极限时也获得功率半导体部件的完全效率，这是必要的。
附图说明
该电路装置的特别优选的扩展方式在对实施例的相应描述中提到。另外，借助于图1至图3的实施例进一步解释本发明的方案。
图1示出了根据本发明的第一电路装置。
图2示出根据本发明的电路装置的功率半导体部件的接合连接的接合线的设置。
图3示出根据本发明的第二电路装置。
具体实施方式
图1示出根据本发明的第一电路装置，其被构造为多个功率开关(Leistungsschalter)的并联电路，该并联电路例如是功率半导体模块的一部分。该电路装置在此由上述衬底2中之一制成，例如具有陶瓷绝缘材料体20和设置在该陶瓷绝缘材料体上的金属印制导线22、24、26的DCB衬底。第一印制导线22在此例如传导交流电势，第二印制导线24传导正极性的直流电势，第三印制导线26传导控制电位。
在第二印制导线24上并与该第二印制导线导电连接地设置并联连接的第一功率半导体部件4，在此是场效应功率晶体管(Feldeffekt-Leistungstransistor)。该功率晶体管4在其背向(abgewandt)衬底2的侧上具有两个相同极性的负载连接面40、42，以及控制连接面46。各自的控制连接面46借助引线接合连接(Drahtbondverbindung)56而与衬底的相应第三印制导线26导电连接。
衬底2的第一印制导线22和各自功率晶体管4的负载连接面40、42之间的导电连接同样分别借助接合连接5进行。该接合连接5在此具有奇数5个接合线50、52、54，因为这对于该连接的载流能力来说足够了。这5个接合线中4个接合线的一半52延伸到功率晶体管4的第一负载连接面40，并在该第一负载连接面上对于每个接合线各具有两个接合脚500、502。这5个接合线中4个接合线的另一半52延伸到功率晶体管4的第二负载连接面42，并在该第二负载连接面上同样对于每个接合线具有两个接合脚520、522。
根据本发明，第5个接合线54从第一印制导线22延伸到功率晶体管4的第一负载连接面40，并在该第一负载连接面上具有接合脚504。此外，第五接合线54延伸到第二负载连接面42，并在该第二负载连接面上也具有接合脚524。因此，衬底2的第一印制导线22与功率晶体管4的接合连接5具有5个接合线50、52、54，并且对于每个负载连接面40、42分别具有5个接合脚。由此，可以在功率晶体管的两个相同极性的负载连接面40、42上均匀分布地为该功率晶体管4施加电流。
图2示出根据本发明的电路装置的功率半导体部件4的接合连接5的接合线50、52、54的布置，其中功率半导体部件在此是IGBT功率晶体管。示出了具有两个相同极性的负载连接面40、42(在此是发射极接头)以及控制连接面46(在此是栅极接头)的功率晶体管4。如优选的那样，这两个负载连接面在此具有相同的面积。
该功率晶体管4的仅部分示出的接合连接5(参见图3)具有奇数个(在此是5个)接合线50、52、54。第一和第二接合线50被分配给第一负载连接面40，并在该负载连接面40上分别具有两个接合脚500、502。第三和第四接合线52被分配给第二负载连接面42，并在该负载连接面42上也分别具有两个接合脚520、522。
根据本发明，接合连接5的第五接合线54具有与第一负载连接面40连接的接合脚504和与第二负载连接面连接的接合脚524。因此，在总共5个接合线50、52、54以及在两个负载连接面40、42上总共有10个接合脚500、502、504、520、522、524的情况下，保证了对于每个负载连接面40、42而言，电流施加是均匀的。因此，可以在运行时均匀地为功率晶体管4施加电流。
图3示出根据本发明的第二电路装置，同样是多个功率开关的并联电路，第二电路装置在此由功率晶体管4和反向并联(antiparallel)连接的功率二极管7构成。其中，很明显，第二功率半导体部件可能限制接合连接的接合线数量。在此，在衬底2的第二印制导线24上，各显示一个IGBT功率晶体管4(参见图2)和分配给该IGBT功率晶体管的功率二极管7。相互对应的功率半导体部件4、7的负载连接面40、42、70借助接合连接5而相互地导电连接并与衬底2的第一印制导线22导电连接。
其中，出于经济原因，选择对于必要的载流能力而言面积最小的功率半导体部件4、7。在所示出的例子中，出于制造接合连接的工艺原因，只能在二极管7的负载连接面70上最多并排设置5个接合线50、52、54。在各自接合线50、52、54的延伸方向上，该接合线具有与二极管7连接的两个接合脚570。对于每个接合连接5设置更少数量的连接线50、52、54同样是不可能的，因为这会将接合连接5的载流能力减小1/5，因此可能无法充分利用功率半导体部件4、7的效率并由此无法充分利用电路装置的效率。
通过将各自的接合连接5限制到5个接合线50、52、54，在该接合连接5的进一步延伸中需要为IGBT功率晶体管4均匀地施加电流，这通过按照本发明构造第五接合线54的布置来实现。该第五接合线与IGBT功率晶体管4的第一负载连接面40以及IGBT功率晶体管4的第二负载连接面42分别具有接合脚504、524。其余的4个接合线50、52已知与分配给这些接合线的相同极性的负载连接面40、42分别具有两个接合线500、502、520、522。

Claims (5)

1.一种电路装置，具有包括印制导线(22，24，26)的衬底(2)、至少一个第一功率半导体部件(4)以及相应的接合连接(5)，其中所述第一功率半导体部件(4)具有相同极性的第一负载连接面(40)和第二负载连接面(42)，所述接合连接(5)具有奇数N个接合线(50，52，54)，其中N-1个接合线中一半的接合线(50)从所述衬底(2)的第一印制导线(22)延伸到所述第一负载连接面(40)，这N-1个接合线中另一半接合线(52)从该第一印制导线(22)延伸到所述第二负载连接面(42)，从所述第一印制导线(22)出发的第N个接合线(54)在所述第一负载连接面(40)和所述第二负载连接面(42)上都具有至少一个接合脚(504，524)。
2.根据权利要求1所述的电路装置，其中所述第一功率半导体部件(4)是功率晶体管。
3.根据权利要求1所述的电路装置，其中所述衬底(2)是具有多个设置在表面上的印制导线(22，24，26)的绝缘衬底，所述至少一个第一功率半导体部件(4)以材料一体和导电的方式与所述衬底上的第二印制导线(24)连接。
4.根据权利要求1所述的电路装置，其中所述接合连接(5)将所述第一印制导线(22)分别与所述第一功率半导体部件(4)和第二功率半导体部件(7)连接。
5.根据权利要求4所述的电路装置，其中所述第二功率半导体部件(7)是功率二极管。
CN2009100043468A 2008-02-13 2009-02-12 具有接合连接的电路装置 Active CN101540313B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE200810008853 DE102008008853B4 (de) 2008-02-13 2008-02-13 Schaltungsanordnung mit Bondverbindung
DE102008008853.6 2008-02-13

Publications (2)

Publication Number Publication Date
CN101540313A CN101540313A (zh) 2009-09-23
CN101540313B true CN101540313B (zh) 2012-10-03

Family

ID=40677835

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2009100043468A Active CN101540313B (zh) 2008-02-13 2009-02-12 具有接合连接的电路装置

Country Status (5)

Country Link
EP (1) EP2091081B1 (zh)
CN (1) CN101540313B (zh)
AT (1) ATE475988T1 (zh)
DE (2) DE102008008853B4 (zh)
ES (1) ES2347995T3 (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6901902B2 (ja) 2017-04-27 2021-07-14 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
JP6960868B2 (ja) 2018-02-05 2021-11-05 株式会社東芝 半導体モジュールおよびその製造方法
DE102019128394A1 (de) * 2019-10-21 2021-04-22 Infineon Technologies Ag Halbleiter-die, halbleitervorrichtung und igbt-modul
CN116544127B (zh) * 2023-07-07 2023-09-22 赛晶亚太半导体科技(浙江)有限公司 一种具有大电流的功率器件的制备方法及连接结构

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE29823619U1 (de) * 1998-08-21 1999-09-30 Semikron Elektronik GmbH, 90431 Nürnberg Leistungshalbleiterschaltungsanordnung mit schwingungsgedämpfter Parallelschaltung
DE10237561C1 (de) * 2002-08-16 2003-10-16 Semikron Elektronik Gmbh Induktivitätsarme Schaltungsanordnung bzw. Schaltungsaufbau für Leistungshalbleitermodule
CN1848425A (zh) * 2005-04-12 2006-10-18 塞米克朗电子有限及两合公司 具有材料结合设置的接线元件的功率半导体模块

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040217488A1 (en) * 2003-05-02 2004-11-04 Luechinger Christoph B. Ribbon bonding

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE29823619U1 (de) * 1998-08-21 1999-09-30 Semikron Elektronik GmbH, 90431 Nürnberg Leistungshalbleiterschaltungsanordnung mit schwingungsgedämpfter Parallelschaltung
DE10237561C1 (de) * 2002-08-16 2003-10-16 Semikron Elektronik Gmbh Induktivitätsarme Schaltungsanordnung bzw. Schaltungsaufbau für Leistungshalbleitermodule
CN1848425A (zh) * 2005-04-12 2006-10-18 塞米克朗电子有限及两合公司 具有材料结合设置的接线元件的功率半导体模块

Also Published As

Publication number Publication date
DE102008008853B4 (de) 2010-05-06
CN101540313A (zh) 2009-09-23
ES2347995T3 (es) 2010-11-26
EP2091081B1 (de) 2010-07-28
EP2091081A1 (de) 2009-08-19
ATE475988T1 (de) 2010-08-15
DE502008001028D1 (de) 2010-09-09
DE102008008853A1 (de) 2009-09-10

Similar Documents

Publication Publication Date Title
US10903158B2 (en) Semiconductor arrangement having a circuit board with a patterned metallization layer
US8441128B2 (en) Semiconductor arrangement
US8076696B2 (en) Power module assembly with reduced inductance
US9106124B2 (en) Low-inductance power semiconductor assembly
US6373705B1 (en) Electronic semiconductor module
US9659912B2 (en) Low-inductance circuit arrangement comprising load current collecting conductor track
WO2017163612A1 (ja) パワー半導体モジュール
US12087752B2 (en) Semiconductor module
CN101540313B (zh) 具有接合连接的电路装置
JP2007053371A (ja) ライン要素を備えたパワー半導体モジュール
CN102956593A (zh) 带有开关装置和触发装置的电力电子系统
US11538725B2 (en) Semiconductor module arrangement
US20180351498A1 (en) Power Module for an Electric Motor
US11973065B2 (en) Semiconductor arrangements
CN105097756B (zh) 半导体模块
US20200091043A1 (en) Terminal plate and semiconductor device
CN107210281B (zh) 带有改进的键合连接结构的功率半导体模块
CN111261625A (zh) 半导体装置
EP3396839A1 (en) Semiconductor arrangement with controllable semiconductor elements
JP2020038885A (ja) 半導体装置
US20230307332A1 (en) Power Semiconductor Module and Method for Producing a Power Semiconductor Module
JP2008054495A (ja) 電流印加されたパワー回路のための低インダクタンスのパワー半導体モジュール
JP5880663B1 (ja) 半導体装置
CN111799581A (zh) 电子电路单元

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant