CN101369246A - 使用存储器映射函数来映射存储器缺陷的系统和方法 - Google Patents
使用存储器映射函数来映射存储器缺陷的系统和方法 Download PDFInfo
- Publication number
- CN101369246A CN101369246A CNA2008101457131A CN200810145713A CN101369246A CN 101369246 A CN101369246 A CN 101369246A CN A2008101457131 A CNA2008101457131 A CN A2008101457131A CN 200810145713 A CN200810145713 A CN 200810145713A CN 101369246 A CN101369246 A CN 101369246A
- Authority
- CN
- China
- Prior art keywords
- memory
- mapping table
- defect map
- map
- available
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 title claims abstract description 179
- 230000007547 defect Effects 0.000 title claims abstract description 61
- 238000000034 method Methods 0.000 title claims abstract description 44
- 238000013507 mapping Methods 0.000 title claims description 41
- 230000006870 function Effects 0.000 title claims description 26
- 230000002950 deficient Effects 0.000 claims abstract description 27
- 238000003860 storage Methods 0.000 claims description 67
- 230000008569 process Effects 0.000 claims description 10
- 239000003990 capacitor Substances 0.000 claims description 2
- 238000012986 modification Methods 0.000 claims description 2
- 230000004048 modification Effects 0.000 claims description 2
- 230000000717 retained effect Effects 0.000 claims 2
- 230000010365 information processing Effects 0.000 claims 1
- 238000012545 processing Methods 0.000 description 9
- 238000007689 inspection Methods 0.000 description 4
- 230000005540 biological transmission Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 238000013500 data storage Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000005039 memory span Effects 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 230000000712 assembly Effects 0.000 description 1
- 238000000429 assembly Methods 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000012804 iterative process Methods 0.000 description 1
- 238000007726 management method Methods 0.000 description 1
- 239000003550 marker Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000002035 prolonged effect Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000012552 review Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1666—Error detection or correction of the data by redundancy in hardware where the redundant component is memory or memory area
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/76—Masking faults in memories by using spares or by reconfiguring using address translation or modifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/88—Masking faults in memories by using spares or by reconfiguring with partially good memories
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1415—Saving, restoring, recovering or retrying at system level
- G06F11/1417—Boot up procedures
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/72—Details relating to flash memory management
- G06F2212/7207—Details relating to flash memory management management of metadata or control data
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C2029/0407—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals on power on
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
- G11C5/04—Supports for storage elements, e.g. memory modules; Mounting or fixing of storage elements on such supports
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
本发明公开了一种用于管理信息处理系统中的存储器缺陷的系统和方法。更具体地,本发明包括用来产生可用存储器映射表的系统和方法,所述可用存储器映射表排除包括缺陷存储部分的存储器位置。在信息处理系统中,包括有关缺陷存储部分的位置的信息的存储器缺陷映射表被连接到存储设备上。由于系统可用的存储器映射表的创建,包括缺陷存储部分的可用存储器区域从存储器映射表中被排除。存储器映射表被传送到操作系统中,所述操作系统只使用那些被指定为可用的和无缺陷的存储器区域。
Description
技术领域
本发明主要涉及计算机系统和信息处理系统,以及更具体地,涉及通过电脑系统或者信息处理系统来创建管理存储器的使用的存储器映射表的系统和方法。
背景技术
随着信息的价值和使用的持续增加,个人和商务寻求额外的方式来处理和存储信息。对于这些用户来说一个可行的选择是信息处理系统。信息处理系统通常为商务、个人或者其它目的处理、编译、和/或传输信息或数据从而允许用户利用信息的价值。因为不同用户或应用之间的技术和信息处理的需要和要求不同,所述信息处理系统根据处理信息的类型,处理信息的方法,用于处理、存储或传输信息的方法,处理、存储或传输的信息量,以及处理、存储或传输信息的速度和效率可能不同。信息处理系统的变化允许信息处理系统通用或者为特定用户或者特定使用来设置,所述特定使用例如金融交易处理、机票预定、企业数据存储或全球通信。另外,信息处理系统可以包括或包含可以被配置用于处理、存储和传输信息的多种硬件或者软件组件,以及可以包括一个或者多个计算机系统、数据存储系统和网络系统。
信息处理系统通常包括多种临时信息存储介质,例如随机存取存储器。在目前的计算机中,信息处理系统包含的存储量可以是千兆字节级的。随着存储器大小的增加,存储器的部分制造有缺陷或者使用一段时间而产生缺陷的可能性大大增加。如果不进行管理,无论有缺陷的存储器单元的大小是多少,有缺陷的存储器单元的存在可能会引起信息处理系统故障。该故障可能会引起信息处理系统的当前操作的突然终止,造成关键数据的丢失,或者可能阻碍信息处理系统完全启动。
随着系统的持续发展和计算机技术的进步,CPU和存储器之间的操作关系变得更加重要。现代系统的许多属性(特别是多核处理器和虚拟化的全面引入)都迫使存储器容量不断增长。因此,不只是系统存储器占整个解决方案成本的比重变得更大,而且存储器中的错误行为可能会在与服务相关的生命周期成本上具有更大的不利影响。传统地,嵌入的缺陷纠正方案被成功用来避免单字节错误的“碰撞(crash)”并用来检测多字节败坏(multi-bitcorruption)。然而,随着存储器的体积变小以及存储器容量增大,有必要增加可以被快速利用并安在存储器模块本身上的其它级别的服务保护。
发明内容
本发明公开了用于在信息处理系统中管理存储器缺陷的系统和方法。更具体地,本发明包括用来产生可用存储器映射表的系统和方法,该存储器映射表排除包括缺陷存储部分的存储器位置。在信息处理系统中,本地存储器缺陷映射表与存储器设备相连接,该本地存储器缺陷映射表包括存储器设备中的缺陷存储部分的位置的信息。随着系统可用存储器映射表的创建,包括缺陷存储部分的可用存储器区域从可用存储器映射表被排除。所述可用存储器映射表被逐渐地传送到操作系统中,所述操作系统只使用那些被指定为可用的或者无缺陷的存储器区域。
由于提供了减少缺陷存储部分的功能和经济上的影响的机制,所以这里公开的系统和方法具有技术上的优势。具体地,本发明提供了一种使得信息处理系统正常操作的方法,该方法在存在一个或者多个缺陷存储部分时,对系统的性能有最小的影响。通过有效地隐藏操作系统的缺陷存储块,更好地避免了信息处理系统的碰撞。而且,通过隔离缺陷存储部分,本发明延长了存储器的寿命。由于即使在发现多个存储部分有缺陷后也不需要更换存储器,信息处理系统的整个系统的成本也相应地减少。
附图说明
通过结合附图参考下面的描述,可以获得对本发明实施方式及其优点的更完整的理解,其中相同的参考标记代表相同的特征,其中:
图1是一般的信息处理系统的结构图;
图2A显示了用于一般信息处理系统的可寻址的存储器空间;
图2B显示了不包括缺陷块的可用存储器映射表的存储器空间;
图3是描述了存储器映射函数的执行的流程图;
图4显示了用于存储器映射调用(call)的执行的编码流程。
具体实施方式
为了公开的目的,信息处理系统可以包括任何手段或者手段的集合,所述手段用于计算、分类、处理、发送、接收、获取、创建、交换、存储、显示、声明、检测、记录、复制、操作或者利用任何形式的用于商业、科学、控制或者其他目的的信息、指令或者数据。例如,信息处理系统可以是个人计算机、网络存储设备或者其他合适的设备,并且可以在大小、形状、性能、功能和价格上有所不同。所述信息处理系统可以包括随机存取存储器(RAM)、一个或者多个诸如中央处理单元(CPU)或者硬件或软件控制逻辑的处理资源、ROM、和/或其他类型的非易失性存储器。所述信息处理系统的附加组件可以包括一个或者多个磁盘驱动器、一个或者多个用于与外部设备进行通信的网络端口以及各种输入和输出(I/O)设备,例如键盘、鼠标和视频显示器。所述信息处理系统还可以包括一个或者多个用于在所述各种硬件组件之间发送通信信息的总线。
图1显示了一般的信息处理系统的结构图。所述一般的信息处理系统5的处理器或CPU 10通信连接到存储器控制中心或北桥30。存储器控制中心30与存储器20和图形处理单元40连接。存储器控制中心30还连接I/O控制中心或南桥60。I/O中心60连接到计算机系统的存储元件,所述存储元件包括诸如用于计算机系统的基本输入/输出系统(BIOS)的快闪ROM的存储元件50和计算机系统的硬盘驱动器112。I/O中心60还可以连接到新一代I/O芯片80,该芯片自身连接到计算机系统的许多I/O端口,包括键盘90、鼠标100和并行端口。
在信息处理系统10的启动期间,系统的组件在BIOS启动期间被初始化。初始化过程包括完成初始化后映射操作系统(OS)可用的系统存储器。系统存储器映射表由BIOS创建并通过存储器映射调用传输到OS,所述存储器映射调用例如INTI5-E820。在BIOS初始化期间,存储在本地存储器缺陷映射表的存储器缺陷信息被翻译成系统存储器缺陷映射表。操作系统利用对BIOS存储器映射函数的迭代调用来产生完整的可用存储器映射表。完整的可用、不可用的映射表细节,以及可收回的高级配置与电源接口(ACPI)被写入地址范围。
图2A是在信息处理系统内被存储器映射调用检查的存储器空间的框图,所述存储器映射调用例如E820调用。信息处理系统10可以包括多个不同的能够作为存储器被寻址的组件,所述组件包括双列直插式存储模块(DIMM)120和PCI设备130,例如独立显卡。在BIOS初始化期间检查包括寻址存储器的设备,并在存储器扫描操作期间在这些设备中扫描和确定系统可用的存储器。所述存储器扫描操作从系统中具有最低的可能地址110的存储器开始,并反复询问可能的存储器位置。存储器扫描操作连续检查所有可寻址的存储器位置,包括存储块124、125和126,即使存储块125包括存储器缺陷。随着系统可用存储器的定位,包括DIMM 120,基于存储器区域中的存储器类型确定该存储器区域。这些基于类型的存储器区域名称可以被存储在多个位置,包括CMOS或RAM。
与本发明一致,所述BIOS在启动自检(POST)期间也基于已知的存储器缺陷生成系统存储器缺陷映射表。关于先前检测的存储器缺陷的信息可以被存储在多个位置,包括DIMM模块的串行存在检查(SPD)电可擦除可编程只读存储器(EEPROM),所述SPD EEPROM包括相关的缺陷存储器单元。在BIOS初始化期间,读取存储的本地缺陷映射表来确定相应的DIMM中的存储器缺陷块的位置。然后,该信息被转化为系统存储器缺陷映射表,所述系统存储器缺陷映射表用来存储在系统级确定缺陷存储块的信息。在系统存储器缺陷映射表中,例如,存储器缺陷块可以用系统存储器地址空间中的起始地址、存储块的长度、以及指示存储块是否包括缺陷存储器的标记来表示。相比而言,用于每个存储设备的本地存储器缺陷映射表可以简单地为在相应的存储设备的连续确定的块中的一系列代表缺陷存储器存在的或不存在的标记。可能存在更复杂的本地存储器缺陷映射表,但不考虑复杂程度,本地存储器缺陷映射表中的信息应该被转化到被OS使用的系统存储器地址空间中。该函数可以被BIOS最好地执行,尽管OS也可以执行该函数。
OS通过调用存储器映射函数来最终确定其可用的存储器,所述存储器映射函数例如INT15-E820调用。与本发明一致,存储器映射函数读取被存储器扫描操作确定的存储器区域的存储器类型,并且也读取系统存储器缺陷映射表。存储器映射函数可以检查重叠部分来确定系统存储器缺陷映射表所指示的存储器检测块是否符合被存储器扫描操作所确定的存储器类型区域的边界。然后存储器映射函数将信息返回到指示可用存储器的下一个区域的OS。因为在E820调用期间参考系统存储器缺陷映射表,缺陷存储块不会被确定为可用存储器。因此,操作系统不知道或者无法进入缺陷存储器,而是只看到可用的和无缺陷的存储器。从而,缺陷存储器被有效的隔离而不用使用软件并且不会有任何硬件性能的降低。
图2B是可用存储器映射表的框图,其中计算机系统的存储器中的不可用或者缺陷位置从电脑系统中被逻辑地映射出(map out)。例如,在可用存储器映射表中包括存储块124和126,但是不包括含有缺陷存储部分的存储块125。
映射出缺陷存储块的一种方法包括在BIOS启动自检(POST)期间创建完整的系统存储器缺陷映射表以及存储每个存储器映射表的项(entry)直到OS请求它。因为每个标准E820项是20字节,然而,使用该方法映射任何大量的缺陷需要大量存储空间。例如,因为8 DIMM系统支持每个DIMM 8个缺陷,该方法可以创建64个保留项和64个可用项,以及用于基本存储器、信头差错控制基(HECBase)、回收区域以及低于4GB的保留区域的标准项。BIOS运行时间区域中这些总计132个项或2640个字节。该存储器的数量足够大从而需要放置在F000之外的保留存储区域,减慢了映射表信息的读取并阻碍了有限的存储资源。
映射存储器的另一种方法可以在E820项的创建期间负责扫描本地存储器缺陷映射表,例如从DIMM的SPD中扫描,在OS调用存储器映射函数时翻译本地存储器缺陷映射表并实时返回漏洞。该方法需要大量的时间来处理数据,从而造成了更长的启动时间。
在用缺陷信息创建系统存储器缺陷映射表的第三种方法中,映射表可以在POST期间被创建来用于DIMM缺陷数据中描述的全部保留区域。使用有效的寻址技术,每项的大小可以被减小到8字节。在先前描述的8 DIMM系统中,整个映射表可以小到512字节,在大小上缩小了5倍。该方法比E820调用的当前版本需要更智能的存储器映射函数,以及可以执行诸如保留存储器缺陷映射表中的指针偏移的算法(例如,位于DIMM SPD中),所述存储器缺陷映射表是在POST以及在结构中向前和向后扫描来确定下一项的类型、重叠部分等的期间创建的。
在更有效的存储器映射算法的一个实施例中,延拓值(continuationvalue)会临时存储关于迭代调用存储器映射函数的过程的信息。延拓值可以被存储在例如一般的信息处理系统的BX寄存器中。图3描述了执行有效的存储器映射算法的一种可能的事件次序。初始化启动系统305和开始POST过程310。作为POST的一部分,扫描存储器空间315来确定哪些位置被保留用于其它设备,哪些位置是可收回的,以及哪些位置是可用的。然后,读取本地存储器缺陷映射表317,之后创建系统存储器缺陷映射表318。在POST过程结束后319,OS初始化第一存储器映射调用320。
在存储器映射调用期间,BIOS首先检查延拓值来确定如果有先前调用,先前调用在哪里停止325。如果没有进行先前调用,延拓值仍会处于初始状态,指向存储器缺陷映射表的零地址。BIOS读取延拓值指示的偏移量处的存储器缺陷映射表的项330,以及将该存储器位置与保留的和可收回的存储器地址比较335,所述存储器地址在先前的存储器扫描315中被确定并存储在CMOS或存储器中。在使任何重叠部分一致后,BIOS产生存储器映射函数调用所需要的存储器映射表的项340。然而在将存储器映射表的项传到OS350之前,BIOS更新延拓值来通过存储器缺陷映射表反映其过程345。一旦存储器映射表的项被发送到OS 350,OS确定延拓值是否指示可用存储器空间的末尾355。如果延拓值指示可用存储器空间的末尾,则在迭代过程的终止处完成存储器映射函数360。如果延拓值不指示可用存储器空间的末尾,则以BIOS检查延拓值来确定该延拓值在哪里停止325为起始,重复存储器映射调用。
本领域的技术人员可以理解能用多种方法构造延拓值来执行上述存储器映射算法。在一个执行方式中,可以使用单个比特来确定下一个存储器映射表的项是否落入缺陷存储块。假设大小是128项或者更小的存储器缺陷映射表,7比特足够用来将偏移量存储到在存储器映射迭代期间从存储器缺陷映射表中读取的当前或者先前的位置。可以使用另一个比特来确定当前存储位置是否大于4GB的阈值,以及另外两个比特可以用作计数器来指示从超过4GB阈值开始多少项被创建。
为了进一步减小单个存储器映射表的项的大小,可以调整每个存储器映射的项的字段的过量寻址能力。例如,在传统的E820映射表中,每个存储器映射表的项包括基本地址、被传送到存储器映射表的存储块的大小以及存储器的类型。当从存储器映射表中排除缺陷存储部分时,由于具有大于1GB容量的DIMM仍然非常少见,正在讨论的对应于存储块的大小的存储器映射表的项的字段长度能够被减小到兆比特的范围。同样地,由于只有3个普通类型的存储器被返回到OS,表示存储器类型的存储器映射表的项的字段长度可以被减小到两比特。
图4显示了用来执行上述第三种方法的可能的编码次序,其中,在POST期间创建系统存储器缺陷映射表来用于在本地存储器缺陷映射表中发现的项。首先,项处理器400使用延拓值来确定特定处理程序用于调用特定程序和基本缺陷检查。接下来,进行第一次INT15 E820调用410。在第一次INT15调用410期间,将偏移量初始化到表格和返回的项中并返回标准基本存储器区域。第二次INT15调用430包括5个步骤。第一,信息处理系统检查可用的存储器缺陷项和用于起始地址的重叠部分。然后,检查无效的范围和大小的结构数据。第三,信息处理系统检查下一项的类型和与保留区域重叠的部分。第四,为下一项的类型设置标记和偏移量以及进行程序调用。最后,将需要的项的类型以及相关的地址和范围一起返回。
后面的INT15调用对于大于4千兆比特和小于4千兆比特的存储器范围而有所不同。如果存储器范围小于4千兆比特,INT15调用460首先检查偏移量和标记来确定需要的项的注册类型。然后,检查结构数据的不可用范围和大小。第三,信息处理系统检查重叠部分和需要的范围。第四,信息处理系统通过进行结构扫描来确定下一个项、设置标记和偏移量。第五,将需要项的类型和相关的地址和范围一起返回。最后,系统检查当前项是否为小于4GB的最后的项。对于大于4GB的INT15调用480,信息处理系统首先检查可用的结构项和重叠部分。接着信息处理系统检查结构数据的不可用范围和大小。第三,为下一项设置标记和偏移量。最后,将需要项的类型以及计算的地址和范围一起返回。
尽管该发明描述了信息处理系统中的可用存储器映射表的创建,所述可用存储器映射表例如E820映射表,应该理解这里描述的存储器映射系统和方法可以用任何具有潜在缺陷的物理存储器设备执行。虽然已经详细描述了本发明,但可以理解在不背离所附的权利要求所限定的本发明的实质和范围的情况下可以做出各种改变、替换和修改。
Claims (20)
1.一种用于管理存储器缺陷的系统,该系统包括:
信息处理系统;
操作系统;
存储器;
存储器缺陷映射表,其中所述存储器缺陷映射表包括关于所述存储器的区域位置的信息,所述存储器包括缺陷存储部分;
存储器映射函数,其中所述存储器映射函数可操作用来创建可用存储器映射表并将所述可用存储器的映射表发送到所述操作系统,以及其中所述存储器映射函数还可操作用来参考所述存储器缺陷映射表并将包括缺陷存储部分的存储器区域从所述可用存储器映射表中排除。
2.根据权利要求1所述的系统,其中存储所述存储器缺陷映射表的设备物理地连接到所述存储器。
3.根据权利要求1所述的系统,其中所述存储器映射函数是ITN15-E820存储器描述调用的修改。
4.根据权利要求1所述的系统,其中所述存储器映射函数在所述操作系统被初始化之前被调用。
5.根据权利要求1所述的系统,其中在所述信息处理系统的启动自检周期期间创建完整的可用存储器映射表。
6.根据权利要求1所述的系统,其中在所述可用存储器映射表中创建每一项的期间通过扫描所述存储器缺陷映射表来产生所述可用存储器映射表。
7.根据权利要求1所述的系统,其中在所述存储器缺陷映射表中指示的每个被保留的存储器区域的启动自检期间创建所述可用存储器映射表。
8.根据权利要求1所述的系统,其中所述存储器映射表的项的大小通过参考存储器经由偏移量而被减少。
9.根据权利要求1所述的系统,其中所述存储器映射表的项的大小通过限制对应于存储块的大小的字段的长度而被减小。
10.根据权利要求1所述的系统,其中所述存储器映射表的项的大小通过限制对应于在所述调用期间被映射的存储器类型的字段的长度而被减小。
11.根据权利要求1所述的系统,其中延拓值寄存器存储关于所述存储器映射函数的过程的信息。
12.根据权利要求11所述的系统,其中所述延拓值寄存器包括指向所述存储器缺陷映射表中的位置的偏移量值。
13.根据权利要求11所述的系统,其中所述延拓值寄存器包括关于被随后的可用存储器映射表的项所确定的存储器类型的信息。
14.一种用于管理信息处理系统中的存储器缺陷的方法,该方法包括以下步骤:
存储存储器缺陷映射表,所述存储器缺陷映射表包括关于缺陷存储部分的位置的信息;
创建用来由所述信息处理系统使用的可用存储器映射表;
从所述可用存储器映射表中排除包括缺陷存储部分的存储器区域;
使得所述可用存储器映射表能接入所述操作系统。
15.根据权利要求14所述的方法,其中在所述信息处理系统的启动自检周期期间创建所述可用存储器的全部映射表。
16.根据权利要求14所述的方法,其中在创建所述可用存储器映射表中的每一项期间通过扫描所述存储器缺陷映射表来产生可用存储器映射表。
17.根据权利要求14所述的方法,其中为在所述存储器缺陷映射表中指示的每个被保留的存储器区域的启动自检期间创建所述可用存储器映射表。
18.一种用于创建可用存储器映射表的方法,该方法包括以下步骤:
调用存储器映射函数;
读取延拓值;
基于所述延拓值从存储器缺陷映射表中读取信息;
返回关于可用和无缺陷存储器的位置的信息。
19.根据权利要求18所述的方法,该方法还包括确定在从所述存储器缺陷映射表中读取的存储器范围和关于所述存储器范围中的存储器类型的其它信息之间是否存在重叠。
20.根据权利要求18所述的方法,其中所述延拓值包括关于所述存储器映射函数通过所述存储器缺陷映射表迭代的过程的信息。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/838,687 US7694195B2 (en) | 2007-08-14 | 2007-08-14 | System and method for using a memory mapping function to map memory defects |
US11/838,687 | 2007-08-14 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101369246A true CN101369246A (zh) | 2009-02-18 |
CN101369246B CN101369246B (zh) | 2012-01-25 |
Family
ID=39870210
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2008101457131A Active CN101369246B (zh) | 2007-08-14 | 2008-08-11 | 使用存储器映射函数来映射存储器缺陷的系统和方法 |
Country Status (5)
Country | Link |
---|---|
US (2) | US7694195B2 (zh) |
EP (1) | EP2026209B1 (zh) |
CN (1) | CN101369246B (zh) |
SG (1) | SG150446A1 (zh) |
TW (1) | TWI356303B (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107957923A (zh) * | 2016-10-14 | 2018-04-24 | 华为技术有限公司 | 一种内存诊断方法和装置 |
Families Citing this family (162)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11734393B2 (en) | 2004-09-20 | 2023-08-22 | Warner Bros. Entertainment Inc. | Content distribution with renewable content protection |
US20060064386A1 (en) * | 2004-09-20 | 2006-03-23 | Aaron Marking | Media on demand via peering |
US8301942B2 (en) * | 2009-04-10 | 2012-10-30 | International Business Machines Corporation | Managing possibly logically bad blocks in storage devices |
US8140890B2 (en) * | 2009-12-29 | 2012-03-20 | International Business Machines Corporation | Relocating bad block relocation (BBR) directory upon encountering physical media defect on a disk |
US8874981B2 (en) * | 2010-05-12 | 2014-10-28 | Mediatek Inc. | Method of creating target storage layout table referenced for partitioning storage space of storage device and related electronic device and machine-readable medium |
US9232046B2 (en) * | 2010-07-21 | 2016-01-05 | Tksn Holdings, Llc | System and method for controlling mobile services using sensor information |
US8745323B2 (en) | 2011-09-01 | 2014-06-03 | Dell Products L.P. | System and method for controller independent faulty memory replacement |
US8724408B2 (en) * | 2011-11-29 | 2014-05-13 | Kingtiger Technology (Canada) Inc. | Systems and methods for testing and assembling memory modules |
US8904228B2 (en) * | 2011-12-07 | 2014-12-02 | Dell Products L.P. | Methods and systems for repairing memory |
US9047922B2 (en) | 2012-01-27 | 2015-06-02 | Seagate Technology Llc | Autonomous event logging for drive failure analysis |
US9063827B2 (en) | 2012-02-24 | 2015-06-23 | Dell Products L.P. | Systems and methods for storing and retrieving a defect map in a DRAM component |
US9128625B1 (en) * | 2012-03-26 | 2015-09-08 | Emc Corporation | Method and system for physical memory reservation for user-space programs |
EP2845104A4 (en) * | 2012-04-30 | 2015-11-18 | Hewlett Packard Development Co | PREVENTING THE ALLOCATION OF A HYBRID MEMORY MODULE |
US9117552B2 (en) | 2012-08-28 | 2015-08-25 | Kingtiger Technology(Canada), Inc. | Systems and methods for testing memory |
US9158667B2 (en) | 2013-03-04 | 2015-10-13 | Micron Technology, Inc. | Apparatuses and methods for performing logical operations using sensing circuitry |
TWI511148B (zh) * | 2013-04-11 | 2015-12-01 | Acer Inc | 電腦系統及控制方法 |
US8964496B2 (en) | 2013-07-26 | 2015-02-24 | Micron Technology, Inc. | Apparatuses and methods for performing compare operations using sensing circuitry |
US8971124B1 (en) | 2013-08-08 | 2015-03-03 | Micron Technology, Inc. | Apparatuses and methods for performing logical operations using sensing circuitry |
US9153305B2 (en) | 2013-08-30 | 2015-10-06 | Micron Technology, Inc. | Independently addressable memory array address spaces |
US9019785B2 (en) | 2013-09-19 | 2015-04-28 | Micron Technology, Inc. | Data shifting via a number of isolation devices |
US9449675B2 (en) | 2013-10-31 | 2016-09-20 | Micron Technology, Inc. | Apparatuses and methods for identifying an extremum value stored in an array of memory cells |
US9430191B2 (en) | 2013-11-08 | 2016-08-30 | Micron Technology, Inc. | Division operations for memory |
KR102178833B1 (ko) | 2013-12-12 | 2020-11-13 | 삼성전자주식회사 | 메모리 시스템 및 이를 포함하는 컴퓨팅 시스템 |
US20150270015A1 (en) * | 2014-03-19 | 2015-09-24 | Micron Technology, Inc. | Memory mapping |
US9934856B2 (en) | 2014-03-31 | 2018-04-03 | Micron Technology, Inc. | Apparatuses and methods for comparing data patterns in memory |
US9455020B2 (en) | 2014-06-05 | 2016-09-27 | Micron Technology, Inc. | Apparatuses and methods for performing an exclusive or operation using sensing circuitry |
US9779019B2 (en) | 2014-06-05 | 2017-10-03 | Micron Technology, Inc. | Data storage layout |
US9496023B2 (en) | 2014-06-05 | 2016-11-15 | Micron Technology, Inc. | Comparison operations on logical representations of values in memory |
US9449674B2 (en) | 2014-06-05 | 2016-09-20 | Micron Technology, Inc. | Performing logical operations using sensing circuitry |
US9830999B2 (en) | 2014-06-05 | 2017-11-28 | Micron Technology, Inc. | Comparison operations in memory |
US10074407B2 (en) | 2014-06-05 | 2018-09-11 | Micron Technology, Inc. | Apparatuses and methods for performing invert operations using sensing circuitry |
US9704540B2 (en) | 2014-06-05 | 2017-07-11 | Micron Technology, Inc. | Apparatuses and methods for parity determination using sensing circuitry |
US9910787B2 (en) | 2014-06-05 | 2018-03-06 | Micron Technology, Inc. | Virtual address table |
US9711207B2 (en) | 2014-06-05 | 2017-07-18 | Micron Technology, Inc. | Performing logical operations using sensing circuitry |
US9711206B2 (en) | 2014-06-05 | 2017-07-18 | Micron Technology, Inc. | Performing logical operations using sensing circuitry |
US9786335B2 (en) | 2014-06-05 | 2017-10-10 | Micron Technology, Inc. | Apparatuses and methods for performing logical operations using sensing circuitry |
US9880754B2 (en) * | 2014-07-09 | 2018-01-30 | Dell Products, Lp | System and method for enabling transportability of a non volatile dual inline memory module |
US9558069B2 (en) * | 2014-08-07 | 2017-01-31 | Pure Storage, Inc. | Failure mapping in a storage array |
US9589602B2 (en) | 2014-09-03 | 2017-03-07 | Micron Technology, Inc. | Comparison operations in memory |
US10068652B2 (en) | 2014-09-03 | 2018-09-04 | Micron Technology, Inc. | Apparatuses and methods for determining population count |
US9904515B2 (en) | 2014-09-03 | 2018-02-27 | Micron Technology, Inc. | Multiplication operations in memory |
US9898252B2 (en) | 2014-09-03 | 2018-02-20 | Micron Technology, Inc. | Multiplication operations in memory |
US9740607B2 (en) | 2014-09-03 | 2017-08-22 | Micron Technology, Inc. | Swap operations in memory |
US9747961B2 (en) | 2014-09-03 | 2017-08-29 | Micron Technology, Inc. | Division operations in memory |
US9847110B2 (en) | 2014-09-03 | 2017-12-19 | Micron Technology, Inc. | Apparatuses and methods for storing a data value in multiple columns of an array corresponding to digits of a vector |
US9836218B2 (en) | 2014-10-03 | 2017-12-05 | Micron Technology, Inc. | Computing reduction and prefix sum operations in memory |
US9940026B2 (en) | 2014-10-03 | 2018-04-10 | Micron Technology, Inc. | Multidimensional contiguous memory allocation |
US10163467B2 (en) | 2014-10-16 | 2018-12-25 | Micron Technology, Inc. | Multiple endianness compatibility |
US10147480B2 (en) | 2014-10-24 | 2018-12-04 | Micron Technology, Inc. | Sort operation in memory |
US9779784B2 (en) | 2014-10-29 | 2017-10-03 | Micron Technology, Inc. | Apparatuses and methods for performing logical operations using sensing circuitry |
US9747960B2 (en) | 2014-12-01 | 2017-08-29 | Micron Technology, Inc. | Apparatuses and methods for converting a mask to an index |
US10073635B2 (en) | 2014-12-01 | 2018-09-11 | Micron Technology, Inc. | Multiple endianness compatibility |
US10032493B2 (en) | 2015-01-07 | 2018-07-24 | Micron Technology, Inc. | Longest element length determination in memory |
US10061590B2 (en) | 2015-01-07 | 2018-08-28 | Micron Technology, Inc. | Generating and executing a control flow |
US9583163B2 (en) | 2015-02-03 | 2017-02-28 | Micron Technology, Inc. | Loop structure for operations in memory |
WO2016126478A1 (en) | 2015-02-06 | 2016-08-11 | Micron Technology, Inc. | Apparatuses and methods for memory device as a store for program instructions |
WO2016126474A1 (en) | 2015-02-06 | 2016-08-11 | Micron Technology, Inc. | Apparatuses and methods for parallel writing to multiple memory device locations |
WO2016126472A1 (en) | 2015-02-06 | 2016-08-11 | Micron Technology, Inc. | Apparatuses and methods for scatter and gather |
TWI553476B (zh) * | 2015-03-05 | 2016-10-11 | 光寶電子(廣州)有限公司 | 區域描述元管理方法及其電子裝置 |
US10522212B2 (en) | 2015-03-10 | 2019-12-31 | Micron Technology, Inc. | Apparatuses and methods for shift decisions |
US9898253B2 (en) | 2015-03-11 | 2018-02-20 | Micron Technology, Inc. | Division operations on variable length elements in memory |
US9741399B2 (en) | 2015-03-11 | 2017-08-22 | Micron Technology, Inc. | Data shift by elements of a vector in memory |
CN107430874B (zh) | 2015-03-12 | 2021-02-02 | 美光科技公司 | 用于数据移动的设备及方法 |
US10146537B2 (en) | 2015-03-13 | 2018-12-04 | Micron Technology, Inc. | Vector population count determination in memory |
US10049054B2 (en) | 2015-04-01 | 2018-08-14 | Micron Technology, Inc. | Virtual register file |
US10140104B2 (en) | 2015-04-14 | 2018-11-27 | Micron Technology, Inc. | Target architecture determination |
US9959923B2 (en) | 2015-04-16 | 2018-05-01 | Micron Technology, Inc. | Apparatuses and methods to reverse data stored in memory |
US10073786B2 (en) | 2015-05-28 | 2018-09-11 | Micron Technology, Inc. | Apparatuses and methods for compute enabled cache |
US9704541B2 (en) | 2015-06-12 | 2017-07-11 | Micron Technology, Inc. | Simulating access lines |
US9921777B2 (en) | 2015-06-22 | 2018-03-20 | Micron Technology, Inc. | Apparatuses and methods for data transfer from sensing circuitry to a controller |
US9996479B2 (en) | 2015-08-17 | 2018-06-12 | Micron Technology, Inc. | Encryption of executables in computational memory |
US9905276B2 (en) | 2015-12-21 | 2018-02-27 | Micron Technology, Inc. | Control of sensing components in association with performing operations |
US9952925B2 (en) | 2016-01-06 | 2018-04-24 | Micron Technology, Inc. | Error code calculation on sensing circuitry |
US10048888B2 (en) | 2016-02-10 | 2018-08-14 | Micron Technology, Inc. | Apparatuses and methods for partitioned parallel data movement |
US9892767B2 (en) | 2016-02-12 | 2018-02-13 | Micron Technology, Inc. | Data gathering in memory |
US9971541B2 (en) | 2016-02-17 | 2018-05-15 | Micron Technology, Inc. | Apparatuses and methods for data movement |
US10956439B2 (en) | 2016-02-19 | 2021-03-23 | Micron Technology, Inc. | Data transfer with a bit vector operation device |
US9899070B2 (en) | 2016-02-19 | 2018-02-20 | Micron Technology, Inc. | Modified decode for corner turn |
US9697876B1 (en) | 2016-03-01 | 2017-07-04 | Micron Technology, Inc. | Vertical bit vector shift in memory |
US9997232B2 (en) | 2016-03-10 | 2018-06-12 | Micron Technology, Inc. | Processing in memory (PIM) capable memory device having sensing circuitry performing logic operations |
US10262721B2 (en) | 2016-03-10 | 2019-04-16 | Micron Technology, Inc. | Apparatuses and methods for cache invalidate |
US10379772B2 (en) | 2016-03-16 | 2019-08-13 | Micron Technology, Inc. | Apparatuses and methods for operations using compressed and decompressed data |
US9910637B2 (en) | 2016-03-17 | 2018-03-06 | Micron Technology, Inc. | Signed division in memory |
US10388393B2 (en) | 2016-03-22 | 2019-08-20 | Micron Technology, Inc. | Apparatus and methods for debugging on a host and memory device |
US11074988B2 (en) | 2016-03-22 | 2021-07-27 | Micron Technology, Inc. | Apparatus and methods for debugging on a host and memory device |
US10120740B2 (en) | 2016-03-22 | 2018-11-06 | Micron Technology, Inc. | Apparatus and methods for debugging on a memory device |
US10977033B2 (en) | 2016-03-25 | 2021-04-13 | Micron Technology, Inc. | Mask patterns generated in memory from seed vectors |
US10474581B2 (en) | 2016-03-25 | 2019-11-12 | Micron Technology, Inc. | Apparatuses and methods for cache operations |
US10430244B2 (en) | 2016-03-28 | 2019-10-01 | Micron Technology, Inc. | Apparatuses and methods to determine timing of operations |
US10074416B2 (en) | 2016-03-28 | 2018-09-11 | Micron Technology, Inc. | Apparatuses and methods for data movement |
US10453502B2 (en) | 2016-04-04 | 2019-10-22 | Micron Technology, Inc. | Memory bank power coordination including concurrently performing a memory operation in a selected number of memory regions |
US10607665B2 (en) | 2016-04-07 | 2020-03-31 | Micron Technology, Inc. | Span mask generation |
US9818459B2 (en) | 2016-04-19 | 2017-11-14 | Micron Technology, Inc. | Invert operations using sensing circuitry |
US9659605B1 (en) | 2016-04-20 | 2017-05-23 | Micron Technology, Inc. | Apparatuses and methods for performing corner turn operations using sensing circuitry |
US10153008B2 (en) | 2016-04-20 | 2018-12-11 | Micron Technology, Inc. | Apparatuses and methods for performing corner turn operations using sensing circuitry |
US10042608B2 (en) | 2016-05-11 | 2018-08-07 | Micron Technology, Inc. | Signed division in memory |
US9659610B1 (en) | 2016-05-18 | 2017-05-23 | Micron Technology, Inc. | Apparatuses and methods for shifting data |
US10049707B2 (en) | 2016-06-03 | 2018-08-14 | Micron Technology, Inc. | Shifting data |
US10387046B2 (en) | 2016-06-22 | 2019-08-20 | Micron Technology, Inc. | Bank to bank data transfer |
US10037785B2 (en) | 2016-07-08 | 2018-07-31 | Micron Technology, Inc. | Scan chain operation in sensing circuitry |
US10388360B2 (en) | 2016-07-19 | 2019-08-20 | Micron Technology, Inc. | Utilization of data stored in an edge section of an array |
US10387299B2 (en) | 2016-07-20 | 2019-08-20 | Micron Technology, Inc. | Apparatuses and methods for transferring data |
US10733089B2 (en) | 2016-07-20 | 2020-08-04 | Micron Technology, Inc. | Apparatuses and methods for write address tracking |
US9767864B1 (en) | 2016-07-21 | 2017-09-19 | Micron Technology, Inc. | Apparatuses and methods for storing a data value in a sensing circuitry element |
US9972367B2 (en) | 2016-07-21 | 2018-05-15 | Micron Technology, Inc. | Shifting data in sensing circuitry |
US10303632B2 (en) | 2016-07-26 | 2019-05-28 | Micron Technology, Inc. | Accessing status information |
US10468087B2 (en) | 2016-07-28 | 2019-11-05 | Micron Technology, Inc. | Apparatuses and methods for operations in a self-refresh state |
US9990181B2 (en) | 2016-08-03 | 2018-06-05 | Micron Technology, Inc. | Apparatuses and methods for random number generation |
US11029951B2 (en) | 2016-08-15 | 2021-06-08 | Micron Technology, Inc. | Smallest or largest value element determination |
US10606587B2 (en) | 2016-08-24 | 2020-03-31 | Micron Technology, Inc. | Apparatus and methods related to microcode instructions indicating instruction types |
US10466928B2 (en) | 2016-09-15 | 2019-11-05 | Micron Technology, Inc. | Updating a register in memory |
US10387058B2 (en) | 2016-09-29 | 2019-08-20 | Micron Technology, Inc. | Apparatuses and methods to change data category values |
US10014034B2 (en) | 2016-10-06 | 2018-07-03 | Micron Technology, Inc. | Shifting data in sensing circuitry |
US10529409B2 (en) | 2016-10-13 | 2020-01-07 | Micron Technology, Inc. | Apparatuses and methods to perform logical operations using sensing circuitry |
US9805772B1 (en) | 2016-10-20 | 2017-10-31 | Micron Technology, Inc. | Apparatuses and methods to selectively perform logical operations |
US10373666B2 (en) | 2016-11-08 | 2019-08-06 | Micron Technology, Inc. | Apparatuses and methods for compute components formed over an array of memory cells |
US10423353B2 (en) | 2016-11-11 | 2019-09-24 | Micron Technology, Inc. | Apparatuses and methods for memory alignment |
US9761300B1 (en) | 2016-11-22 | 2017-09-12 | Micron Technology, Inc. | Data shift apparatuses and methods |
US10402340B2 (en) | 2017-02-21 | 2019-09-03 | Micron Technology, Inc. | Memory array page table walk |
US10403352B2 (en) | 2017-02-22 | 2019-09-03 | Micron Technology, Inc. | Apparatuses and methods for compute in data path |
US10268389B2 (en) | 2017-02-22 | 2019-04-23 | Micron Technology, Inc. | Apparatuses and methods for in-memory operations |
US10838899B2 (en) | 2017-03-21 | 2020-11-17 | Micron Technology, Inc. | Apparatuses and methods for in-memory data switching networks |
US10185674B2 (en) | 2017-03-22 | 2019-01-22 | Micron Technology, Inc. | Apparatus and methods for in data path compute operations |
US11222260B2 (en) | 2017-03-22 | 2022-01-11 | Micron Technology, Inc. | Apparatuses and methods for operating neural networks |
US10049721B1 (en) | 2017-03-27 | 2018-08-14 | Micron Technology, Inc. | Apparatuses and methods for in-memory operations |
US10043570B1 (en) | 2017-04-17 | 2018-08-07 | Micron Technology, Inc. | Signed element compare in memory |
US10147467B2 (en) | 2017-04-17 | 2018-12-04 | Micron Technology, Inc. | Element value comparison in memory |
US9997212B1 (en) | 2017-04-24 | 2018-06-12 | Micron Technology, Inc. | Accessing data in memory |
US10942843B2 (en) | 2017-04-25 | 2021-03-09 | Micron Technology, Inc. | Storing data elements of different lengths in respective adjacent rows or columns according to memory shapes |
US10236038B2 (en) | 2017-05-15 | 2019-03-19 | Micron Technology, Inc. | Bank to bank data transfer |
US10068664B1 (en) | 2017-05-19 | 2018-09-04 | Micron Technology, Inc. | Column repair in memory |
US10013197B1 (en) | 2017-06-01 | 2018-07-03 | Micron Technology, Inc. | Shift skip |
US10152271B1 (en) | 2017-06-07 | 2018-12-11 | Micron Technology, Inc. | Data replication |
US10262701B2 (en) | 2017-06-07 | 2019-04-16 | Micron Technology, Inc. | Data transfer between subarrays in memory |
US10318168B2 (en) | 2017-06-19 | 2019-06-11 | Micron Technology, Inc. | Apparatuses and methods for simultaneous in data path compute operations |
US10162005B1 (en) | 2017-08-09 | 2018-12-25 | Micron Technology, Inc. | Scan chain operations |
US10534553B2 (en) | 2017-08-30 | 2020-01-14 | Micron Technology, Inc. | Memory array accessibility |
US10346092B2 (en) | 2017-08-31 | 2019-07-09 | Micron Technology, Inc. | Apparatuses and methods for in-memory operations using timing circuitry |
US10416927B2 (en) | 2017-08-31 | 2019-09-17 | Micron Technology, Inc. | Processing in memory |
US10741239B2 (en) | 2017-08-31 | 2020-08-11 | Micron Technology, Inc. | Processing in memory device including a row address strobe manager |
US10318700B2 (en) | 2017-09-05 | 2019-06-11 | International Business Machines Corporation | Modifying a manufacturing process of integrated circuits based on large scale quality performance prediction and optimization |
US10409739B2 (en) | 2017-10-24 | 2019-09-10 | Micron Technology, Inc. | Command selection policy |
KR20190052315A (ko) * | 2017-11-08 | 2019-05-16 | 에스케이하이닉스 주식회사 | 메모리 장치 및 그것을 포함하는 메모리 시스템 |
US10522210B2 (en) | 2017-12-14 | 2019-12-31 | Micron Technology, Inc. | Apparatuses and methods for subarray addressing |
US10332586B1 (en) | 2017-12-19 | 2019-06-25 | Micron Technology, Inc. | Apparatuses and methods for subrow addressing |
US10614875B2 (en) | 2018-01-30 | 2020-04-07 | Micron Technology, Inc. | Logical operations using memory cells |
US11194477B2 (en) | 2018-01-31 | 2021-12-07 | Micron Technology, Inc. | Determination of a match between data values stored by three or more arrays |
US10437557B2 (en) | 2018-01-31 | 2019-10-08 | Micron Technology, Inc. | Determination of a match between data values stored by several arrays |
KR102586768B1 (ko) * | 2018-03-27 | 2023-10-16 | 에스케이하이닉스 주식회사 | 컴퓨팅 시스템 및 그것의 동작방법 |
US10725696B2 (en) | 2018-04-12 | 2020-07-28 | Micron Technology, Inc. | Command selection policy with read priority |
US10440341B1 (en) | 2018-06-07 | 2019-10-08 | Micron Technology, Inc. | Image processor formed in an array of memory cells |
US11175915B2 (en) | 2018-10-10 | 2021-11-16 | Micron Technology, Inc. | Vector registers implemented in memory |
US10769071B2 (en) | 2018-10-10 | 2020-09-08 | Micron Technology, Inc. | Coherent memory access |
US10483978B1 (en) | 2018-10-16 | 2019-11-19 | Micron Technology, Inc. | Memory device processing |
US11184446B2 (en) | 2018-12-05 | 2021-11-23 | Micron Technology, Inc. | Methods and apparatus for incentivizing participation in fog networks |
US11360768B2 (en) | 2019-08-14 | 2022-06-14 | Micron Technolgy, Inc. | Bit string operations in memory |
US11449577B2 (en) | 2019-11-20 | 2022-09-20 | Micron Technology, Inc. | Methods and apparatus for performing video processing matrix operations within a memory array |
CN111062182B (zh) * | 2019-11-22 | 2023-05-02 | 宁波大学 | 矩阵表示的纳米cmos电路常开缺陷的快速映射方法 |
US11853385B2 (en) | 2019-12-05 | 2023-12-26 | Micron Technology, Inc. | Methods and apparatus for performing diversity matrix operations within a memory array |
US11379330B2 (en) * | 2020-06-30 | 2022-07-05 | Dell Products L.P. | Information handling systems and related methods for testing memory during boot and during operating system (OS) runtime |
US11227641B1 (en) | 2020-07-21 | 2022-01-18 | Micron Technology, Inc. | Arithmetic operations in memory |
US20220083252A1 (en) * | 2020-09-14 | 2022-03-17 | Micron Technology, Inc. | Indication-based avoidance of defective memory cells |
Family Cites Families (50)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4209846A (en) | 1977-12-02 | 1980-06-24 | Sperry Corporation | Memory error logger which sorts transient errors from solid errors |
US4240143A (en) | 1978-12-22 | 1980-12-16 | Burroughs Corporation | Hierarchical multi-processor network for memory sharing |
US4479214A (en) | 1982-06-16 | 1984-10-23 | International Business Machines Corporation | System for updating error map of fault tolerant memory |
US5588112A (en) | 1992-12-30 | 1996-12-24 | Digital Equipment Corporation | DMA controller for memory scrubbing |
US5539697A (en) * | 1994-08-03 | 1996-07-23 | Bi-Search Corporation | Method and structure for using defective unrepairable semiconductor memory |
DE69421925T2 (de) | 1994-09-30 | 2000-03-16 | St Microelectronics Srl | Speichergerät mit Fehlerdetektion und -korrektur und Verfahren zum Schreiben und Löschen des Speichergeräts |
US5764878A (en) * | 1996-02-07 | 1998-06-09 | Lsi Logic Corporation | Built-in self repair system for embedded memories |
US5758056A (en) * | 1996-02-08 | 1998-05-26 | Barr; Robert C. | Memory system having defective address identification and replacement |
US5774647A (en) | 1996-05-15 | 1998-06-30 | Hewlett-Packard Company | Management of memory modules |
GB9614551D0 (en) | 1996-07-11 | 1996-09-04 | Memory Corp Plc | Memory system |
US6125392A (en) | 1996-10-11 | 2000-09-26 | Intel Corporation | Method and apparatus for high speed event log data compression within a non-volatile storage area |
US5862314A (en) | 1996-11-01 | 1999-01-19 | Micron Electronics, Inc. | System and method for remapping defective memory locations |
US5996096A (en) | 1996-11-15 | 1999-11-30 | International Business Machines Corporation | Dynamic redundancy for random access memory assemblies |
DE69827949T2 (de) | 1997-07-28 | 2005-10-27 | Intergraph Hardware Technologies Co., Las Vegas | Gerät und verfahren um speicherfehler zu erkennen und zu berichten |
US6035432A (en) | 1997-07-31 | 2000-03-07 | Micron Electronics, Inc. | System for remapping defective memory bit sets |
US6154851A (en) | 1997-08-05 | 2000-11-28 | Micron Technology, Inc. | Memory repair |
US5986950A (en) | 1997-10-15 | 1999-11-16 | International Business Machines Corporation | Use of redundant circuits to improve the reliability of an integrated circuit |
GB9805054D0 (en) | 1998-03-11 | 1998-05-06 | Process Intelligence Limited | Memory test system with buffer memory |
GB9806687D0 (en) | 1998-03-27 | 1998-05-27 | Memory Corp Plc | Memory system |
US6173382B1 (en) | 1998-04-28 | 2001-01-09 | International Business Machines Corporation | Dynamic configuration of memory module using modified presence detect data |
US6496945B2 (en) | 1998-06-04 | 2002-12-17 | Compaq Information Technologies Group, L.P. | Computer system implementing fault detection and isolation using unique identification codes stored in non-volatile memory |
US6324657B1 (en) * | 1998-06-11 | 2001-11-27 | Micron Technology, Inc. | On-clip testing circuit and method for improving testing of integrated circuits |
US6260127B1 (en) | 1998-07-13 | 2001-07-10 | Compaq Computer Corporation | Method and apparatus for supporting heterogeneous memory in computer systems |
JP3266126B2 (ja) | 1999-01-14 | 2002-03-18 | 日本電気株式会社 | ネットワーク障害情報管理システム及び記憶媒体 |
US6304989B1 (en) * | 1999-07-21 | 2001-10-16 | Credence Systems Corporation | Built-in spare row and column replacement analysis system for embedded memories |
US6601183B1 (en) | 1999-09-30 | 2003-07-29 | Silicon Graphics, Inc. | Diagnostic system and method for a highly scalable computing system |
US6536005B1 (en) | 1999-10-26 | 2003-03-18 | Teradyne, Inc. | High-speed failure capture apparatus and method for automatic test equipment |
US7269785B1 (en) * | 1999-12-30 | 2007-09-11 | Genesis Microchip Inc. | Digital manipulation of video in digital video player |
US7111190B2 (en) | 2001-02-23 | 2006-09-19 | Intel Corporation | Method and apparatus for reconfigurable memory |
US6820224B1 (en) * | 2000-04-04 | 2004-11-16 | Promos Technologies Inc. | Method and system for increasing yield in embedded memory devices |
US7269765B1 (en) | 2000-04-13 | 2007-09-11 | Micron Technology, Inc. | Method and apparatus for storing failing part locations in a module |
JP2002025288A (ja) | 2000-06-30 | 2002-01-25 | Hitachi Ltd | 半導体集積回路 |
JP2004525433A (ja) | 2000-09-28 | 2004-08-19 | シーゲイト テクノロジー エルエルシー | ディスクドライブ用クリティカル事象ログ |
US6622269B1 (en) | 2000-11-27 | 2003-09-16 | Intel Corporation | Memory fault isolation apparatus and methods |
US7124412B2 (en) | 2000-12-13 | 2006-10-17 | Intel Corporation | Extensible BIOS error log |
US20020091965A1 (en) * | 2000-12-22 | 2002-07-11 | Mark Moshayedi | System and method for early detection of impending failure of a data storage system |
US7162668B2 (en) | 2001-04-19 | 2007-01-09 | Micron Technology, Inc. | Memory with element redundancy |
US6725336B2 (en) | 2001-04-20 | 2004-04-20 | Sun Microsystems, Inc. | Dynamically allocated cache memory for a multi-processor unit |
US6760869B2 (en) | 2001-06-29 | 2004-07-06 | Intel Corporation | Reporting hard disk drive failure |
DE10147138B4 (de) | 2001-09-25 | 2009-01-22 | Qimonda Ag | Verfahren zur Integration von imperfekten Halbleiterspeichereinrichtungen in Datenverarbeitungsvorrichtungen |
TW567414B (en) | 2002-01-29 | 2003-12-21 | Admtek Inc | Dynamic built-in-self-skip method for shared memory fault recovery |
JP4268367B2 (ja) | 2002-03-18 | 2009-05-27 | 博幸 荻野 | 半導体メモリの検査および欠陥救済方法、並びに半導体メモリの検査および欠陥救済回路 |
US7035953B2 (en) | 2002-05-03 | 2006-04-25 | Hewlett-Packard Development Company, L.P. | Computer system architecture with hot pluggable main memory boards |
US6996766B2 (en) * | 2002-06-28 | 2006-02-07 | Sun Microsystems, Inc. | Error detection/correction code which detects and corrects a first failing component and optionally a second failing component |
US6754117B2 (en) | 2002-08-16 | 2004-06-22 | Micron Technology, Inc. | System and method for self-testing and repair of memory modules |
US20040088614A1 (en) | 2002-11-01 | 2004-05-06 | Ting-Chin Wu | Management system for defective memory |
US7065630B1 (en) | 2003-08-27 | 2006-06-20 | Nvidia Corporation | Dynamically creating or removing a physical-to-virtual address mapping in a memory of a peripheral device |
JP2005234744A (ja) | 2004-02-18 | 2005-09-02 | Nec Corp | マルチプロセッサシステム及び障害処理方法 |
US7272758B2 (en) | 2004-08-31 | 2007-09-18 | Micron Technology, Inc. | Defective memory block identification in a memory device |
US7478285B2 (en) | 2005-12-30 | 2009-01-13 | Silicon Graphics, Inc. | Generation and use of system level defect tables for main memory |
-
2007
- 2007-08-14 US US11/838,687 patent/US7694195B2/en active Active
-
2008
- 2008-07-31 TW TW097129013A patent/TWI356303B/zh active
- 2008-08-04 SG SG200805816-6A patent/SG150446A1/en unknown
- 2008-08-11 CN CN2008101457131A patent/CN101369246B/zh active Active
- 2008-08-14 EP EP08014500.6A patent/EP2026209B1/en active Active
-
2010
- 2010-04-02 US US12/753,406 patent/US8276029B2/en active Active
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107957923A (zh) * | 2016-10-14 | 2018-04-24 | 华为技术有限公司 | 一种内存诊断方法和装置 |
CN107957923B (zh) * | 2016-10-14 | 2020-06-02 | 华为技术有限公司 | 一种内存诊断方法和装置 |
Also Published As
Publication number | Publication date |
---|---|
EP2026209A3 (en) | 2009-04-01 |
US8276029B2 (en) | 2012-09-25 |
US7694195B2 (en) | 2010-04-06 |
CN101369246B (zh) | 2012-01-25 |
TWI356303B (en) | 2012-01-11 |
EP2026209B1 (en) | 2016-07-20 |
SG150446A1 (en) | 2009-03-30 |
US20100251044A1 (en) | 2010-09-30 |
EP2026209A2 (en) | 2009-02-18 |
TW200912645A (en) | 2009-03-16 |
US20090049270A1 (en) | 2009-02-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101369246B (zh) | 使用存储器映射函数来映射存储器缺陷的系统和方法 | |
CN101369247B (zh) | 创建存储器缺陷映射表并使用该映射表优化性能的方法 | |
US8645811B2 (en) | System and method for selective error checking | |
US9916116B2 (en) | Memory access and detecting memory failures using dynamically replicated memory based on a replication policy | |
CN100454273C (zh) | 用于块内页面分组的方法及设备 | |
CN101369245B (zh) | 一种实现存储器缺陷映射表的系统和方法 | |
CN102576332B (zh) | 用于电力中断管理的方法和包含电力中断管理的存储器系统 | |
US5396619A (en) | System and method for testing and remapping base memory for memory diagnostics | |
CN105843749B (zh) | 一种基于FPGA的NAND Flash容错方法 | |
US20110119538A1 (en) | Dynamically Replicated Memory | |
CN103116551B (zh) | 应用于CLB总线的NorFLASH存储接口模块 | |
US8041849B2 (en) | Method for handling small computer system interface (SCSI) commands via a redundant array of inexpensive disks (RAID) device driver | |
CN104123242A (zh) | 为本地与远程物理存储器之间的共享虚拟存储器提供硬件支持 | |
CN103235760B (zh) | 基于CLB总线的高利用率NorFLASH存储接口芯片 | |
US7783918B2 (en) | Data protection method of storage device | |
CN102073600B (zh) | 数据备份方法、闪存控制器及闪存储存系统 | |
CN110502281A (zh) | 一种嵌入式设备启动Linux内核和文件系统的方法 | |
CN101488093A (zh) | 一种嵌入式计算机系统及其硬件配置方法 | |
CN110765032A (zh) | 基于系统管理总线接口对i2c存储器进行读写的方法 | |
CN101246429B (zh) | 将闪存模块用作主存储器的电子系统和相关系统引导方法 | |
CN109445691B (zh) | 一种提高ftl算法开发和验证效率的方法及装置 | |
CN101458655A (zh) | 内存管理方法、系统及内存控制装置 | |
CN111142792B (zh) | 一种存储装置的掉电保护方法 | |
CN110058973A (zh) | 数据储存装置的测试系统与数据储存装置的测试方法 | |
TW440765B (en) | L2 cache testing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant |