CN101286507B - 半导体装置及便携式设备 - Google Patents
半导体装置及便携式设备 Download PDFInfo
- Publication number
- CN101286507B CN101286507B CN2008101092128A CN200810109212A CN101286507B CN 101286507 B CN101286507 B CN 101286507B CN 2008101092128 A CN2008101092128 A CN 2008101092128A CN 200810109212 A CN200810109212 A CN 200810109212A CN 101286507 B CN101286507 B CN 101286507B
- Authority
- CN
- China
- Prior art keywords
- semiconductor element
- semiconductor
- semiconductor device
- resin layer
- outer edge
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Landscapes
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP020683/07 | 2007-01-31 | ||
| JP2007020683 | 2007-01-31 | ||
| JP011473/08 | 2008-01-22 | ||
| JP2008011473A JP5193611B2 (ja) | 2007-01-31 | 2008-01-22 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101286507A CN101286507A (zh) | 2008-10-15 |
| CN101286507B true CN101286507B (zh) | 2011-12-21 |
Family
ID=39787192
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2008101092128A Expired - Fee Related CN101286507B (zh) | 2007-01-31 | 2008-01-31 | 半导体装置及便携式设备 |
Country Status (2)
| Country | Link |
|---|---|
| JP (2) | JP5193611B2 (enExample) |
| CN (1) | CN101286507B (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6081229B2 (ja) | 2013-03-01 | 2017-02-15 | 株式会社東芝 | 半導体装置、無線装置、及び記憶装置 |
| JP5535351B1 (ja) * | 2013-03-01 | 2014-07-02 | 株式会社東芝 | 半導体装置 |
| JP6004537B2 (ja) | 2013-03-18 | 2016-10-12 | コベルコ建機株式会社 | ジブ |
| KR102501845B1 (ko) | 2021-02-08 | 2023-02-20 | 경희대학교 산학협력단 | 백수오 추출물을 유효성분으로 포함하는 피부 재생 또는 상처 치료용 조성물 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030045029A1 (en) * | 2000-05-11 | 2003-03-06 | Yoshiaki Emoto | Semiconductor device and method for manufacturing the same |
| CN1519929A (zh) * | 2002-12-19 | 2004-08-11 | ��ʽ����뵼����Դ�о��� | 半导体芯片及其制作方法 |
| CN1815733A (zh) * | 2005-01-13 | 2006-08-09 | 夏普株式会社 | 半导体装置及其制造方法 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05235113A (ja) * | 1992-02-21 | 1993-09-10 | Toshiba Corp | 半導体装置 |
| JPH06275752A (ja) * | 1993-03-18 | 1994-09-30 | Hitachi Ltd | 半導体装置の冷却装置 |
| JP2005150456A (ja) * | 2003-11-17 | 2005-06-09 | Oki Electric Ind Co Ltd | 半導体装置及びその製造方法 |
| JP2005268533A (ja) * | 2004-03-18 | 2005-09-29 | Shinko Electric Ind Co Ltd | 積層型半導体装置 |
| JP2008177241A (ja) * | 2007-01-16 | 2008-07-31 | Toshiba Corp | 半導体パッケージ |
-
2008
- 2008-01-22 JP JP2008011473A patent/JP5193611B2/ja not_active Expired - Fee Related
- 2008-01-31 CN CN2008101092128A patent/CN101286507B/zh not_active Expired - Fee Related
-
2012
- 2012-12-21 JP JP2012279956A patent/JP5431567B2/ja not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20030045029A1 (en) * | 2000-05-11 | 2003-03-06 | Yoshiaki Emoto | Semiconductor device and method for manufacturing the same |
| CN1519929A (zh) * | 2002-12-19 | 2004-08-11 | ��ʽ����뵼����Դ�о��� | 半导体芯片及其制作方法 |
| CN1815733A (zh) * | 2005-01-13 | 2006-08-09 | 夏普株式会社 | 半导体装置及其制造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101286507A (zh) | 2008-10-15 |
| JP2013055367A (ja) | 2013-03-21 |
| JP5431567B2 (ja) | 2014-03-05 |
| JP2008211188A (ja) | 2008-09-11 |
| JP5193611B2 (ja) | 2013-05-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3644662B2 (ja) | 半導体モジュール | |
| KR101874057B1 (ko) | 패키지 적층체를 구비한 집적회로 패키지 시스템 및 그 제조 방법 | |
| KR102147354B1 (ko) | 반도체 패키지 및 그 제조 방법 | |
| KR101805114B1 (ko) | 이중 측부 연결부를 구비한 집적회로 패키징 시스템 및 이의 제조 방법 | |
| JP5827342B2 (ja) | 中央コンタクトを備え、グラウンド又は電源分配が改善された改良版積層型マイクロ電子アセンブリ | |
| US7049696B2 (en) | IC package with electrically conductive heat-radiating mechanism, connection structure and electronic device | |
| CN101877349B (zh) | 半导体模块及便携式设备 | |
| JP5067662B2 (ja) | 装着可能な集積回路パッケージインパッケージシステムおよびその製造方法 | |
| KR101941615B1 (ko) | 중앙 콘택 및 향상된 열적 특성을 갖는 향상된 적층형 마이크로전자 조립체 | |
| US20130337612A1 (en) | Heat dissipation methods and structures for semiconductor device | |
| US8385073B2 (en) | Folded system-in-package with heat spreader | |
| JP2001077301A (ja) | 半導体パッケージ及びその製造方法 | |
| JP2005183923A (ja) | 半導体装置およびその製造方法 | |
| KR20090031315A (ko) | 휨 발생이 없는 칩을 구비한 집적회로 패키지 시스템 | |
| JP4395166B2 (ja) | コンデンサを内蔵した半導体装置及びその製造方法 | |
| JP2005093551A (ja) | 半導体装置のパッケージ構造およびパッケージ化方法 | |
| US20040080036A1 (en) | System in package structure | |
| US8441115B2 (en) | Semiconductor device with exposed thermal conductivity part | |
| US7893539B2 (en) | Semiconductor apparatus and mobile apparatus | |
| CN101286507B (zh) | 半导体装置及便携式设备 | |
| JP2002329836A (ja) | 半導体装置および配線フィルム | |
| JP4686318B2 (ja) | 半導体装置 | |
| JP2008187076A (ja) | 回路装置およびその製造方法 | |
| KR100834835B1 (ko) | 콘덴서를 내장한 반도체 장치 및 그 제조 방법 | |
| US20090179326A1 (en) | Semiconductor device package |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20111221 Termination date: 20220131 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |