CN101038531A - 用于嵌入式系统中部件的共用接口 - Google Patents

用于嵌入式系统中部件的共用接口 Download PDF

Info

Publication number
CN101038531A
CN101038531A CNA2007101035012A CN200710103501A CN101038531A CN 101038531 A CN101038531 A CN 101038531A CN A2007101035012 A CNA2007101035012 A CN A2007101035012A CN 200710103501 A CN200710103501 A CN 200710103501A CN 101038531 A CN101038531 A CN 101038531A
Authority
CN
China
Prior art keywords
nonvolatile memory
volatile memory
shared
memory controller
interface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA2007101035012A
Other languages
English (en)
Chinese (zh)
Inventor
R·－S·高
J·-H·奥
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qimonda AG
Original Assignee
Qimonda AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qimonda AG filed Critical Qimonda AG
Publication of CN101038531A publication Critical patent/CN101038531A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1694—Configuration of memory controller to different memory types
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
  • Storage Device Security (AREA)
CNA2007101035012A 2006-02-08 2007-02-08 用于嵌入式系统中部件的共用接口 Pending CN101038531A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/349631 2006-02-08
US11/349,631 US7451263B2 (en) 2006-02-08 2006-02-08 Shared interface for components in an embedded system

Publications (1)

Publication Number Publication Date
CN101038531A true CN101038531A (zh) 2007-09-19

Family

ID=38335344

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA2007101035012A Pending CN101038531A (zh) 2006-02-08 2007-02-08 用于嵌入式系统中部件的共用接口

Country Status (4)

Country Link
US (1) US7451263B2 (enrdf_load_stackoverflow)
JP (1) JP4593575B2 (enrdf_load_stackoverflow)
KR (1) KR100868393B1 (enrdf_load_stackoverflow)
CN (1) CN101038531A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104063338B (zh) * 2013-03-18 2018-05-29 华邦电子股份有限公司 存取系统及存储装置

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7490177B2 (en) * 2006-01-23 2009-02-10 Infineon Technologies Ag System method for performing a direct memory access for automatically copying initialization boot code in a new memory architecture
US20080010420A1 (en) * 2006-07-06 2008-01-10 Rom-Shen Kao Method for Accessing Control Registers via a Memory Device
US7441070B2 (en) * 2006-07-06 2008-10-21 Qimonda North America Corp. Method for accessing a non-volatile memory via a volatile memory interface
US20080007569A1 (en) * 2006-07-06 2008-01-10 Rom-Shen Kao Control protocol and signaling in a new memory architecture
US20080010419A1 (en) * 2006-07-06 2008-01-10 Rom-Shen Kao System and Method for Issuing Commands
US20080147940A1 (en) * 2006-12-18 2008-06-19 Rom-Shen Kao Method and apparatus for controlling a shared bus
US20090182977A1 (en) * 2008-01-16 2009-07-16 S. Aqua Semiconductor Llc Cascaded memory arrangement
WO2009111175A1 (en) * 2008-03-06 2009-09-11 Rambus Inc. Error detection and offset cancellation during multi-wire communication
WO2010011534A1 (en) 2008-07-23 2010-01-28 Rambus Inc. Reconfigurable memory controller
US8566506B2 (en) * 2009-08-07 2013-10-22 Intel Corporation Tracking a lifetime of write operations to a non-volatile memory storage
US8527664B2 (en) * 2009-12-17 2013-09-03 International Business Machines Corporation Direct memory access with minimal host interruption
JP2012063874A (ja) * 2010-09-14 2012-03-29 Toshiba Corp チップセレクト信号を切り替えるセレクタ、ストレージ装置、及び電子機器
US8607089B2 (en) 2011-05-19 2013-12-10 Intel Corporation Interface for storage device access over memory bus
KR101959853B1 (ko) * 2012-04-09 2019-03-19 삼성전자주식회사 분할 어드레싱 방식 자기 랜덤 액세스 메모리 장치
US20140164659A1 (en) * 2012-12-06 2014-06-12 Wasim Quddus Regulating access to slave devices
US10338826B2 (en) * 2013-10-15 2019-07-02 Cypress Semiconductor Corporation Managed-NAND with embedded random-access non-volatile memory
KR102094393B1 (ko) 2013-11-18 2020-03-27 삼성전자주식회사 불휘발성 메모리 시스템 및 그것의 동작 방법
US10331586B2 (en) * 2015-10-30 2019-06-25 Samsung Electronics Co., Ltd. Nonvolatile memory device for providing fast booting and system including the same
KR102501753B1 (ko) * 2015-10-30 2023-02-21 삼성전자주식회사 고속 부팅을 제공하는 비휘발성 메모리 장치 및 이를 포함하는 시스템
US11301403B2 (en) 2019-03-01 2022-04-12 Micron Technology, Inc. Command bus in memory
US12346558B1 (en) * 2023-12-14 2025-07-01 Innogrit Technologies Co., Ltd. Non-volatile memory with an arbitration function on shared status channel

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04311895A (ja) * 1991-04-11 1992-11-04 Hitachi Ltd Ｉｃメモリ
US5359569A (en) * 1991-10-29 1994-10-25 Hitachi Ltd. Semiconductor memory
JP3434106B2 (ja) * 1995-12-01 2003-08-04 シャープ株式会社 半導体記憶装置
US6134631A (en) * 1996-08-19 2000-10-17 Hyundai Electronics America, Inc. Non-volatile memory with embedded programmable controller
US6055609A (en) * 1997-06-19 2000-04-25 Chips & Technologies, Inc. Apparatus and method for improving bus usage in a system having a shared memory
JP2001142712A (ja) * 1999-11-12 2001-05-25 Nec Ic Microcomput Syst Ltd 起動制御装置
DE19957181A1 (de) * 1999-11-27 2001-05-31 Bosch Gmbh Robert Verfahren und Vorrichtung zur Ansteuerung wenigstens eines Verbrauchers
US6681310B1 (en) * 1999-11-29 2004-01-20 Microsoft Corporation Storage management system having common volume manager
JP3871184B2 (ja) * 2000-06-12 2007-01-24 シャープ株式会社 半導体記憶装置
JP2002312232A (ja) * 2001-04-10 2002-10-25 Mitsubishi Electric Corp 半導体記憶装置
TWI240864B (en) * 2001-06-13 2005-10-01 Hitachi Ltd Memory device
US20030014687A1 (en) * 2001-07-10 2003-01-16 Grandex International Corporation Nonvolatile memory unit comprising a control circuit and a plurality of partially defective flash memory devices
KR100393619B1 (ko) * 2001-09-07 2003-08-02 삼성전자주식회사 휴대 단말기의 메모리 장치 및 그 제어방법
JP3756818B2 (ja) * 2002-01-09 2006-03-15 株式会社メガチップス メモリ制御回路および制御システム
JP2004102508A (ja) * 2002-09-06 2004-04-02 Renesas Technology Corp 半導体記憶装置
JP4463503B2 (ja) * 2003-07-15 2010-05-19 株式会社ルネサステクノロジ メモリモジュール及びメモリシステム
US7752380B2 (en) * 2003-07-31 2010-07-06 Sandisk Il Ltd SDRAM memory device with an embedded NAND flash controller
JP4197285B2 (ja) * 2003-09-11 2008-12-17 株式会社デジタル メモリコントローラ
US6828822B1 (en) * 2003-10-03 2004-12-07 Altera Corporation Apparatus and methods for shared memory interfaces in programmable logic devices
US7242389B1 (en) * 2003-10-07 2007-07-10 Microsoft Corporation System and method for a large format collaborative display for sharing information
US7139909B2 (en) * 2003-10-16 2006-11-21 International Business Machines Corporation Technique for system initial program load or boot-up of electronic devices and systems
DE102004004796B4 (de) * 2004-01-30 2007-11-29 Infineon Technologies Ag Vorrichtung zur Datenübertragung zwischen Speichern
US20060294295A1 (en) * 2005-06-24 2006-12-28 Yukio Fukuzo DRAM chip device well-communicated with flash memory chip and multi-chip package comprising such a device
US7404136B2 (en) * 2005-07-15 2008-07-22 Infineon Technologies Ag Semiconductor memory device including a signal control device and method of operating the same
US7426607B2 (en) * 2005-08-05 2008-09-16 Infineon Technologies Ag Memory system and method of operating memory system
US7221615B2 (en) * 2005-10-04 2007-05-22 Infineon Technologies Ag Semiconductor memory chip
US7415581B2 (en) * 2005-10-04 2008-08-19 Infineon Technologies Ag Semiconductor memory chip
US7490177B2 (en) * 2006-01-23 2009-02-10 Infineon Technologies Ag System method for performing a direct memory access for automatically copying initialization boot code in a new memory architecture
US7441070B2 (en) * 2006-07-06 2008-10-21 Qimonda North America Corp. Method for accessing a non-volatile memory via a volatile memory interface
US20080007569A1 (en) * 2006-07-06 2008-01-10 Rom-Shen Kao Control protocol and signaling in a new memory architecture
US20080010420A1 (en) * 2006-07-06 2008-01-10 Rom-Shen Kao Method for Accessing Control Registers via a Memory Device
US20080010419A1 (en) * 2006-07-06 2008-01-10 Rom-Shen Kao System and Method for Issuing Commands

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104063338B (zh) * 2013-03-18 2018-05-29 华邦电子股份有限公司 存取系统及存储装置

Also Published As

Publication number Publication date
KR20070080844A (ko) 2007-08-13
US7451263B2 (en) 2008-11-11
JP2007220110A (ja) 2007-08-30
JP4593575B2 (ja) 2010-12-08
KR100868393B1 (ko) 2008-11-11
US20070186061A1 (en) 2007-08-09

Similar Documents

Publication Publication Date Title
CN101038531A (zh) 用于嵌入式系统中部件的共用接口
US8589639B2 (en) Memory management unit and memory management method for controlling a nonvolatile memory and a volatile memory
US8504784B2 (en) Scheduling methods of phased garbage collection and housekeeping operations in a flash memory system
US9052835B1 (en) Abort function for storage devices by using a poison bit flag wherein a command for indicating which command should be aborted
KR102321221B1 (ko) 버퍼 상에서 메모리 동작을 제어하기 위한 장치 및 방법
US20220245066A1 (en) Memory system including heterogeneous memories, computer system including the memory system, and data management method thereof
US20090006720A1 (en) Scheduling phased garbage collection and house keeping operations in a flash memory system
EP2160686B1 (en) Phased garbage collection and house keeping operations in a flash memory system
US9959205B2 (en) Shared row buffer system for asymmetric memory
KR20090006920A (ko) 캐시 메모리 장치 및 캐시 메모리 장치의 데이터 처리 방법
US20180188976A1 (en) Increasing read pending queue capacity to increase memory bandwidth
US6836831B2 (en) Independent sequencers in a DRAM control structure
US11853224B2 (en) Cache filter
US7725609B2 (en) System memory device having a dual port
US20170228175A1 (en) Memory controller, memory system managing refresh operation and operating method of the memory controller
US9496009B2 (en) Memory with bank-conflict-resolution (BCR) module including cache
US20250004670A1 (en) Memory module interfaces
US20210263867A1 (en) Memory protocol with command priority
US10579519B2 (en) Interleaved access of memory
US20120117326A1 (en) Apparatus and method for accessing cache memory
US20210034286A1 (en) Memory system for data swap and operating method thereof
US20190065373A1 (en) Cache buffer
JPH09101917A (ja) キャッシュメモリ制御方法
JPH02189657A (ja) 演算処理装置
JPH0457128A (ja) メモリのアクセス装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication