CN100438036C - 存储器件及其制造方法 - Google Patents
存储器件及其制造方法 Download PDFInfo
- Publication number
- CN100438036C CN100438036C CNB2005100644419A CN200510064441A CN100438036C CN 100438036 C CN100438036 C CN 100438036C CN B2005100644419 A CNB2005100644419 A CN B2005100644419A CN 200510064441 A CN200510064441 A CN 200510064441A CN 100438036 C CN100438036 C CN 100438036C
- Authority
- CN
- China
- Prior art keywords
- contact
- memory device
- insulating barrier
- groove
- knot
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims abstract description 34
- 239000000758 substrate Substances 0.000 claims abstract description 47
- 230000004888 barrier function Effects 0.000 claims description 44
- 229910052751 metal Inorganic materials 0.000 claims description 29
- 239000002184 metal Substances 0.000 claims description 29
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 28
- 229920005591 polysilicon Polymers 0.000 claims description 28
- 230000015572 biosynthetic process Effects 0.000 claims description 9
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 5
- 238000005530 etching Methods 0.000 claims description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 5
- 238000002347 injection Methods 0.000 claims description 2
- 239000007924 injection Substances 0.000 claims description 2
- 238000000059 patterning Methods 0.000 claims 2
- 239000000126 substance Substances 0.000 claims 1
- 230000003247 decreasing effect Effects 0.000 abstract 1
- 230000014759 maintenance of location Effects 0.000 abstract 1
- 150000002500 ions Chemical class 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 5
- 238000005498 polishing Methods 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000005684 electric field Effects 0.000 description 3
- 150000004767 nitrides Chemical class 0.000 description 3
- 229920000642 polymer Polymers 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 239000000463 material Substances 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 229910021332 silicide Inorganic materials 0.000 description 2
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 2
- 239000002002 slurry Substances 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- 244000287680 Garcinia dulcis Species 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 230000008595 infiltration Effects 0.000 description 1
- 238000001764 infiltration Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000002035 prolonged effect Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical group [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 150000003658 tungsten compounds Chemical class 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
- H01L29/4925—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement
- H01L29/4933—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement with a silicide layer contacting the silicon layer, e.g. Polycide gate
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Semiconductor Memories (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020040058871 | 2004-07-27 | ||
KR1020040058871A KR100623591B1 (ko) | 2004-07-27 | 2004-07-27 | 메모리소자 및 그의 제조 방법 |
KR1020040059670 | 2004-07-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1728387A CN1728387A (zh) | 2006-02-01 |
CN100438036C true CN100438036C (zh) | 2008-11-26 |
Family
ID=35927527
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2005100644419A Expired - Fee Related CN100438036C (zh) | 2004-07-27 | 2005-04-15 | 存储器件及其制造方法 |
Country Status (2)
Country | Link |
---|---|
KR (1) | KR100623591B1 (ko) |
CN (1) | CN100438036C (ko) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100905776B1 (ko) | 2006-08-25 | 2009-07-02 | 주식회사 하이닉스반도체 | 반도체 소자의 제조방법 |
KR100815190B1 (ko) * | 2007-03-29 | 2008-03-19 | 주식회사 하이닉스반도체 | 반도체 소자 및 그 제조 방법 |
KR100905830B1 (ko) * | 2007-11-16 | 2009-07-02 | 주식회사 하이닉스반도체 | 반도체 소자 및 그의 제조 방법 |
CN106910745B (zh) * | 2017-03-07 | 2018-03-06 | 睿力集成电路有限公司 | 存储器及其制备方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5040036A (en) * | 1988-02-05 | 1991-08-13 | Emanuel Hazani | Trench-isolated self-aligned split-gate EEPROM transistor and memory array |
US6048767A (en) * | 1991-08-22 | 2000-04-11 | Nec Corporation | Method of forming a semiconductor memory device |
US6228700B1 (en) * | 1999-09-03 | 2001-05-08 | United Microelectronics Corp. | Method for manufacturing dynamic random access memory |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100307531B1 (ko) * | 1999-08-09 | 2001-11-01 | 김영환 | 모스페트 소자와 이를 이용한 메모리셀 및 그 제조 방법 |
DE19954867C1 (de) | 1999-11-15 | 2000-12-07 | Infineon Technologies Ag | DRAM-Zellenanordnung und Verfahren zu deren Herstellung |
-
2004
- 2004-07-27 KR KR1020040058871A patent/KR100623591B1/ko not_active IP Right Cessation
-
2005
- 2005-04-15 CN CNB2005100644419A patent/CN100438036C/zh not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5040036A (en) * | 1988-02-05 | 1991-08-13 | Emanuel Hazani | Trench-isolated self-aligned split-gate EEPROM transistor and memory array |
US6048767A (en) * | 1991-08-22 | 2000-04-11 | Nec Corporation | Method of forming a semiconductor memory device |
US6228700B1 (en) * | 1999-09-03 | 2001-05-08 | United Microelectronics Corp. | Method for manufacturing dynamic random access memory |
Also Published As
Publication number | Publication date |
---|---|
CN1728387A (zh) | 2006-02-01 |
KR20060010243A (ko) | 2006-02-02 |
KR100623591B1 (ko) | 2006-09-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9356095B2 (en) | Vertical devices and methods of forming | |
US7338864B2 (en) | Memory device and method for fabricating the same | |
CN1681103B (zh) | 形成有掩埋氧化物图形的半导体器件的方法及其相关器件 | |
CN100440517C (zh) | 具有增加的沟道长度的半导体器件及其制造方法 | |
CN1165985C (zh) | 用于垂直晶体管的可控制的槽顶部隔离层的形成 | |
US20130134506A1 (en) | Semiconductor device and manufacturing method of same | |
KR100399269B1 (ko) | 절연 칼라를 가진 트렌치 커패시터 및 그 제조 방법 | |
US9773734B2 (en) | Semiconductor structures including rails of dielectric material | |
KR102508522B1 (ko) | 3차원 반도체 메모리 소자 및 이의 전기적 불량 판별 방법 | |
US11251273B2 (en) | Non-volatile memory device and method for manufacturing the same | |
CN105633135A (zh) | 晶体管及其形成方法 | |
TW437061B (en) | Self aligned channel implantation | |
KR100523881B1 (ko) | 반도체 메모리 및 반도체 메모리 셀을 제조하는 방법 | |
TW201220475A (en) | Memory device and method of fabricating the same | |
TWI792136B (zh) | 半導體裝置結構 | |
KR100668511B1 (ko) | 핀 트랜지스터 및 그 제조 방법 | |
CN100438036C (zh) | 存储器件及其制造方法 | |
US20180130804A1 (en) | Vertical Thyristor Cell and Memory Array with Silicon Germanium Base Regions | |
CN100530681C (zh) | 具有阶梯栅的半导体器件及其制造方法 | |
US20180053766A1 (en) | High Density Vertical Thyristor Memory Cell Array with Improved Isolation | |
KR101046727B1 (ko) | 반도체장치의 매립게이트 제조 방법 | |
KR20070114463A (ko) | 자기 정렬 콘택 플러그를 구비한 반도체 소자 및 그제조방법 | |
US20090321805A1 (en) | Insulator material over buried conductive line | |
CN102184924A (zh) | 半导体存储器件及其制造方法 | |
US7262443B1 (en) | Silicide uniformity for lateral bipolar transistors |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20081126 Termination date: 20160415 |
|
CF01 | Termination of patent right due to non-payment of annual fee |