CN100356568C - 可用微弱电流检测断路的半导体装置以及电子装置 - Google Patents
可用微弱电流检测断路的半导体装置以及电子装置 Download PDFInfo
- Publication number
- CN100356568C CN100356568C CNB200410068702XA CN200410068702A CN100356568C CN 100356568 C CN100356568 C CN 100356568C CN B200410068702X A CNB200410068702X A CN B200410068702XA CN 200410068702 A CN200410068702 A CN 200410068702A CN 100356568 C CN100356568 C CN 100356568C
- Authority
- CN
- China
- Prior art keywords
- semiconductor device
- voltage
- pad
- terminal
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 56
- 238000009434 installation Methods 0.000 claims description 12
- 230000008054 signal transmission Effects 0.000 claims description 10
- 230000009977 dual effect Effects 0.000 claims description 3
- 238000001514 detection method Methods 0.000 abstract description 11
- 230000001681 protective effect Effects 0.000 abstract 1
- 238000012360 testing method Methods 0.000 description 10
- 238000000034 method Methods 0.000 description 4
- 241001377010 Pila Species 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 238000012795 verification Methods 0.000 description 2
- RSWGJHLUYNHPMX-UHFFFAOYSA-N Abietic-Saeure Natural products C12CCC(C(C)C)=CC2=CCC2C1(C)CCCC2(C)C(O)=O RSWGJHLUYNHPMX-UHFFFAOYSA-N 0.000 description 1
- KHPCPRHQVVSZAH-HUOMCSJISA-N Rosin Natural products O(C/C=C/c1ccccc1)[C@H]1[C@H](O)[C@@H](O)[C@@H](O)[C@@H](CO)O1 KHPCPRHQVVSZAH-HUOMCSJISA-N 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- KHPCPRHQVVSZAH-UHFFFAOYSA-N trans-cinnamyl beta-D-glucopyranoside Natural products OC1C(O)C(O)C(CO)OC1OCC=CC1=CC=CC=C1 KHPCPRHQVVSZAH-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
- G05F1/10—Regulating voltage or current
- G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
- G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49113—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01084—Polonium [Po]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
Landscapes
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Electromagnetism (AREA)
- Manufacturing & Machinery (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Continuous-Control Power Sources That Use Transistors (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Semiconductor Integrated Circuits (AREA)
- Wire Bonding (AREA)
- Testing Of Short-Circuits, Discontinuities, Leakage, Or Incorrect Line Connections (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
Abstract
本发明提供一种可用微弱电流检测断路的半导体装置以及电子装置。IC芯片中内置串联稳压器。输入管脚上被施加电池电压。构成稳压器的晶体管的输出经由输出用焊盘出现在管脚中。输出电压的反馈信号经由反馈用焊盘出现在分压电阻的一端。用二极管连接输出焊盘和反馈焊盘。
Description
技术领域
本发明涉及半导体电子装置,特别涉及内置IC芯片,以接合电线(以下简称“电线”)连接IC芯片侧的焊盘和IC的外部端子(以下简称“端子”)的半导体装置以及装载它的电子装置。
背景技术
根据半导体的规格,有要求流过比较大的电流的信号。该情况下,已知一种结构如下:在IC芯片的多个焊盘(pad)上连接该信号,由多个焊盘分担电流。从这些多个焊盘分别经由电线连接到外部端子,所以视作外观上呈现为一个端子的一根信号线。但是,在内部两根电线从两个焊盘连接到一个端子。
在这样的结构中,如果两根电线中的一根引起断路故障,则产生达不到要求的电流值,或在另一根电线上流过过电流,其长期可靠性也下降的不便。但是,即使在只有一根断开的状态下,其信号自身也在端子内出现,所以在通常的试验中难以作故障判定。为了解决该问题,已知一种技术:通过电阻连接基板间,检测断路故障引起的电阻值的变化(专利文献1)。
【专利文献1】
特开平11-111785号公报
但是,在专利文献1的技术的情况下,如果流过某一程度大的测试电流,而不产生电压下降,则不能判定故障。但是,对测试者来说,除了不能流过大电流的情况外,为了不因测试电流对电线施加负载,希望可以用微弱的电流检测故障。
发明内容
本发明是鉴于这样的课题而完成的,其目的在于提供一种即使用微弱的测试电流也可以作出故障判定的半导体装置以及装载它的电子装置。
本发明提供一种半导体装置,其特征在于,具有:IC芯片,具有第一焊盘和第二焊盘的IC芯片;以及端子,设置在所述IC芯片的外部,并通过接合电线连接到所述第一焊盘和第二焊盘两方的端子,所述IC芯片还包括:内部电路;第一信号线,一端与所述第一焊盘连接,另一端与所述内部电路连接;第二信号线,一端与所述第二焊盘连接,另一端与所述内部电路连接;以及二极管,一端与所述第一信号线连接,另一端与所述第二信号线连接。
本发明还提供一种半导体装置,其特征在于,包含:输入端子,被施加电源电压的输入端子;控制电路,形成在IC芯片上,由所述电源电压生成目标电压的控制电路;以及输出端子,输出生成了的目标电压的输出端子,所述IC芯片包括:多个IC芯片焊盘,通过接合电线与所述输入端子或所述输出端子连接;多个信号线,每个信号线的一端与所述多个IC芯片焊盘之一连接,另一端与所述控制电路连接;以及二极管,一端与所述多个信号线之一连接,另一端与所述多个信号线之一连接。
本发明还提供一种电子装置,装载半导体装置和负载装置,其特征在于:所述半导体装置包含:输入端子,被施加电源电压;控制电路,由所述电源电压生成目标电压;以及输出端子,输出生成了的目标电压,对选择的a)所述输入端子或b)所述输出端子的至少一方,设置多个IC芯片焊盘;通过用接合电线将所述选择的端子与所述多个IC芯片焊盘连接,设置多个信号传送路径;以及在所述半导体装置内部或所述半导体装置和所述负载装置之间的部位,用二极管将所述信号传送路径相互耦合。
本发明的半导体装置,具有包括第一焊盘以及第二焊盘的IC芯片,和在第一焊盘以及第二焊盘的两者上连接了的端子,第一焊盘上连接的第一信号和第二焊盘上连接的第二信号由二极管耦合。在从第一信号向第二信号流过电流的方向上只加入一个二极管也可以,在其反方向上只加入一个也可以,在其两方向上加入也可以。
任何一种情况下,产生断路时,在IC芯片内部第一信号或第二信号上连接的电路不动作,根据二极管的正向压降,在减电测试,即降低电压的测试中,错误比通常早出现,所以可进行故障的检测。通过使用二极管,该测试用微弱电流也可进行。
在该半导体装置中,所述的端子为输入端子时,该半导体装置进而具有:在对输入端子施加了电压时从其电源电压生成目标电压的控制电路,和输出生成了的目标电压的输出端子,控制电路也可以为以下的结构:在第一信号以及第二信号的双系统中接受电源电压,并生成所述的目标电压。
作为其它的方式,在该半导体装置中,所述的端子为输出端子时,该半导体装置进而具有:施加规定的电源电压的输入端子,和根据该电源电压生成目标电压的控制电路,将目标电压传送到第一信号或者第二信号的任何一个都可以。
作为本发明的其它的方式,半导体装置包含:施加电源电压的输入端子、从电源电压生成目标电压的控制电路、将生成了的目标电压输出的输出端子,对输入端子或输出端子的至少一方,设置多个IC芯片侧的焊盘,将信号传送路径多路化,同时多路化的信号传送路径之间用二极管耦合。
本发明的其它方式涉及电子装置。该电子装置装载半导体装置和负载装置。半导体装置包含:施加电源电压的输入端子、从所述电源电压生成目标电压的控制电路、将生成了的目标电压输出的输出端子,对输入端子或输出端子的至少一方,设置多个IC芯片侧的焊盘,将信号传送路径多路化,同时多路化的信号传送路径之间,在所述半导体装置内部或半导体装置于所述符合装置之间的地方,用二极管耦合。
附图说明
图1是表示实施方式1的半导体装置的结构的图。
图2是表示检测实施方式1的半导体装置的断路故障的原理的图。
图3是表示实施方式2的半导体装置的结构的图。
图4是表示实施方式3的半导体装置的结构的图。
图5是表示实施方式4的半导体装置的结构的图。
图6是表示实施方式5的电子装置的结构的图。
具体实施方式
(实施方式1)
图1表示实施方式1的半导体装置的电路。IC芯片11构成串联稳压器。IC芯片11具有:从电源将输入电压Vi输入的输入用焊盘Pi1、将作为控制目标电压Vo输出的输出用焊盘Po1、将输出到外部的输出电压Vo作为反馈电压Vfb来反馈的反馈用焊盘Pf1。
输入用焊盘Pi1和输出用焊盘Po1之间连接有PMOS型的晶体管Q1。而且,输出用焊盘Po1和反馈用焊盘Pf1之间,连接有以从前者向后者为正向的第一二极管D1和其反方向的第二二极管D2。另外,由于在后述的断路故障的检测中不需要第二二极管D2,所以也可以省略。以下,第一、第二二极管D1、D2作为总称也简称为“二极管”。
在运算放大器OP1的反向输入端子(-)输入基准电压Vref,在非反向端子(+)输入由第一、第二分压电阻R1、R2将反馈电压Vfb分压的比较对象电压Vfb’。从运算放大器OP1输出基准电压Vref和比较对象电压Vfb’的差分,并提供给晶体管Q1的栅极。
半导体装置21具有作为导线端子的输入端子Pi2和输出端子Po2。输入端子Pi2经由输入电线Wi1连接到输入用焊盘Pi1,输出端子Po2经由输出电线Wo1连接到输出用焊盘Po1。而且输出端子Po2经由反馈电线Wf1连接到反馈用焊盘Pf1。
如图中虚线所示,输入端子Pi2上连接作为电源的电池BAT,例如提供4.5V的输入电压Vi。从输出端子Po2向负载装置3 1提供例如3.0V的输出电压Vo。在半导体装置21中,控制使基准电压Vref和比较对象电压Vfb’相等。
在本实施方式中,在IC芯片11的内部输出用焊盘Po1和反馈用焊盘Pf1之间连接有二极管。没有连接该二极管的情况下,反馈电线Wf1断开时,不反馈,输出电压Vo上升到大致输入电压Vi,根据情况,对负载装置31构成损伤。通过设置二极管,可以避免这样的情况。
图2表示断路故障的检测原理。在测试中,在输入端子Pi2施加从零开始慢慢上升的电压(以下称作“检测输入电压”,标记为Vti),观察此时输出端子Po2中呈现的电压(以下称作“测试输出电压”,标记为Vto)来进行。该图中粗实线(a)为正常时,虚线(b)在输出电线Wo1断开时表示与Vti相对的Vto的动作,点划线(c)在反馈电线Wf1断开时表示与Vti相对的Vto的动作。但是,为便于观看,两条以上的线重合部分错开线表示。
(1)正常时
直到Vti=V0,Vto都不表现为有效。V0相当于晶体管Q1开始动作时的源极/漏极电压。接着,直到Vto=Vfb,Vto线性增加。以后,维持Vto=Vfb。
(2)输出电线Wo1断开时
直到Vti=V0+Vf,Vto都不表现为有效。Vf是晶体管Q1的正向压降。这是因为,Vto从晶体管Q1的漏极经由二极管D1、反馈电线Wf1出现在输出端子Po2。由此,可以通过减电测试发现故障。
(3)反馈电线Wf1断开时
Vti=V0时,Vto表现为有效,以后,Vto线性增加点与(1)相同。但是,Vto=Vfb时不停止,一直增加到Vto=Vfb+Vf。以后,维持该值。这是因为,Vfb’作为输出电压通过第一二极管D1后的电压出现。由此,还是可以通过减电测试发现故障。
另外,除此以外,考虑输入电线Wi1的断路故障。此时,即使Vti变化Vto也不出现,所以容易检测。
以上,按照本实施方式,通过利用二极管,通过微弱的电流的测试可以进行断路的检测。而且,即使电线断开一根,通过二极管将输出电压和反馈电压维持在比较接近的值,可以减小输出电压过大对负载装置31构成损伤的可能性。
(实施方式2)
图3表示本实施方式的半导体装置的电路。以下,对与实施方式1相同的结构赋予相同的符号并适当省略说明。本实施方式于实施方式1不同之处在于稳压器中利用的晶体管有两个。第一晶体管Q1的配置和实施方式1相同。追加的第二晶体管Q2中,栅极、源极、漏极都与第一晶体管Q1共用。从而,第二晶体管Q2与第一晶体管Q1进行相同的动作。在本实施方式中,通过设置两个晶体管,即使各晶体管的型号比较小,也可以确保必要的驱动能力。以上的结构中的断路的检测与实施方式1相同。
(实施方式3)
图4表示本实施方式的半导体装置的电路。以下,对与实施方式2相同的结构赋予相同的符号并适当省略说明。本实施方式于实施方式2不同之处在于不是在输出侧,而是在输入侧设置两个焊盘,在其上面设置二极管。从而,在本实施方式中,适宜称作控制电路由两个焊盘的双系统接受电池电压并生成目标电压的结构。如图4所示,新设置第二输入用焊盘Pila,将其用电线连接到输入端子Pi2。另一方面,废止反馈用焊盘Pf1,也废止第一、第二二极管D1、D2,第一、第二晶体管Q1、Q2的漏极直接连接到输出用焊盘Po1。第一晶体管Q1的源极与实施方式2相同,第二晶体管Q2的源极连接到新设置的输入用焊盘Pila,第二晶体管Q2和第一晶体管Q1的漏极之间连接以从前者向后者为正向的第三二极管D3和其反方向的第四二极管D4。以上的结构中的断路的检测通过以下的方法进行。
(1)新设置的输入电线Wila断开时
第二晶体管Q2的源极电位下降从Vti向第四晶体管D4的正向压降Vf,所以第二晶体管Q2的导通的程度减弱。其结果,作为IC芯片11整体的驱动能力下降,所以通过在输出端子Po2监视驱动电流,可以检测电线断路。另外,即使电线断开,通过使第二晶体管Q2进行某种程度的动作,可以防止对第一晶体管Q1施加过度的负载。
(2)从最初开始存在的输入电线Wi1断开时
可以用和(1)同样的方法检测。
(3)原电线Wo1断开时
当然,由于即使Vti变化Vto也不出现,所以容易检测。
(实施方式4)
图5表示本实施方式的半导体装置的电路。本实施方式组合了实施方式2和3。在输入侧和输出侧都设置两个焊盘。即,输入侧与实施方式3结构相同,输出侧与实施方式2结构相同。从而,输入侧的断路的检测与实施方式3可以利用相同方法,输出侧的电线断路与实施方式2可以利用相同方法。
本实施方式兼具实施方式2和3的效果。首先,可以用微弱电流检测电线断路故障。而且,即使输出侧的电线断开,也难以对负载装置31构成损害。进而,即使输入侧的电线断开,也难以向任何一个晶体管施加过电荷。输入、输出路径都被多路化,所以本实施方式适合大电流的驱动。
(实施方式5)
图6是装载了实施方式1的半导体装置的电子装置的概念结构图。但是,在实施方式1中,在半导体装置的内部设置了二极管,但这里设置在外部。而且,在实施方式1中输出用管脚Po2兼作反馈用管脚,但该实施方式中新设置反馈专用管脚Pf2。
电子装置40的印刷基板41上装载半导体装置21和负载装置31。半导体装置21的输出端子Po2和负载装置31的输入端子通过印刷基板41上形成的输出用配线Lo被连接。半导体装置21的反馈专用管脚Pf2和输出用配线Lo上的点N通过反馈用配线Lf被连接。输入端子Pi2上通过结构配线被施加输入电压Vi。第一二极管D1在从输出用配线Lo向反馈用配线Lf的方向上连接到印刷基板,第二二极管D2在其反方向上连接到基板。
根据以上的结构,在半导体装置21内部没有二极管的情况下,实施方式1同样的效果,即负载装置31的保护和断路的检测变得容易。另外,按照本实施方式,在印刷基板安装测试步骤中,不仅半导体装置21内部的断路,也可以检测在印刷基板41上安装了半导体装置21时的输出用管脚Po2、反馈用管脚Pf2的虚焊造成的断路故障。
以上,基于实施方式说明了本发明。该实施方式为例示,可以有各种变形例,而且本领域计数人员可以理解这些变形例也属于本发明的范围。
例如,实施方式中使用了MOS晶体管。但是,当然晶体管也可以是双极型的。
在实施方式中,作为控制电路说明了串联稳压器。但是控制电路也可以具备开关稳压器、电荷泵型稳压器等其它的稳压器。
Claims (6)
1.一种半导体装置,其特征在于,具有:
IC芯片,具有第一焊盘和第二焊盘;以及端子,设置在所述IC芯片的外部,并通过接合电线连接到所述第一焊盘和第二焊盘两方,
所述IC芯片还包括:
内部电路;
第一信号线,一端与所述第一焊盘连接,另一端与所述内部电路连接;
第二信号线,一端与所述第二焊盘连接,另一端与所述内部电路连接;以及
二极管,一端与所述第一信号线连接,另一端与所述第二信号线连接。
2.如权利要求1所述的半导体装置,其特征在于:
所述端子是输入端子,
该半导体装置还具有:控制电路,对所述输入端子施加电源电压时,由该电源电压生成目标电压;以及输出端子,输出生成了的目标电压,
所述控制电路为如下结构:用第一信号以及第二信号的双系统接受所述电源电压,生成所述目标电压。
3.如权利要求1所述的半导体装置,其特征在于:
所述端子是输出端子,
该半导体装置进而具有:被施加规定的电源电压的输入端子;以及由该电源电压生成目标电压的控制电路,
将所述目标电压传送到所述第一信号线或所述第二信号线的任何一个上。
4.一种半导体装置,其特征在于,包含:
输入端子,被施加电源电压;控制电路,形成在IC芯片上,由所述电源电压生成目标电压;以及输出端子,输出生成了的目标电压,
所述IC芯片包括:
多个IC芯片焊盘,通过接合电线与所述输入端子或所述输出端子连接;
多个信号线,每个信号线的一端与所述多个IC芯片焊盘之一连接,另一端与所述控制电路连接;以及
二极管,一端与所述多个信号线之一连接,另一端与所述多个信号线之一连接。
5.一种电子装置,装载半导体装置和负载装置,其特征在于:
所述半导体装置包含:被施加电源电压的输入端子;由所述电源电压生成目标电压的控制电路以及输出生成了的目标电压的输出端子,
对所述输入端子或输出端子的至少一方,设置多个IC芯片侧的焊盘并将信号传送路径多路化,对多路化的信号传送路径之间,在所述半导体装置内部或半导体装置和所述负载装置之间的部位,用二极管进行耦合。
6.一种电子装置,装载半导体装置和负载装置,其特征在于:
所述半导体装置包含:输入端子,被施加电源电压;控制电路,由所述电源电压生成目标电压;以及输出端子,输出生成了的目标电压,
对选择的a)所述输入端子或b)所述输出端子的至少一方,设置多个IC芯片焊盘;
通过用接合电线将所述选择的端子与所述多个IC芯片焊盘连接,设置多个信号传送路径;以及
在所述半导体装置内部或所述半导体装置和所述负载装置之间的部位,用二极管将所述信号传送路径相互耦合。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP322295/03 | 2003-09-12 | ||
JP322295/2003 | 2003-09-12 | ||
JP2003322295A JP3759135B2 (ja) | 2003-09-12 | 2003-09-12 | 半導体装置および電子装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1595651A CN1595651A (zh) | 2005-03-16 |
CN100356568C true CN100356568C (zh) | 2007-12-19 |
Family
ID=34269988
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB200410068702XA Expired - Fee Related CN100356568C (zh) | 2003-09-12 | 2004-09-02 | 可用微弱电流检测断路的半导体装置以及电子装置 |
Country Status (5)
Country | Link |
---|---|
US (1) | US7321257B2 (zh) |
JP (1) | JP3759135B2 (zh) |
KR (1) | KR20050027072A (zh) |
CN (1) | CN100356568C (zh) |
TW (1) | TWI336519B (zh) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4683472B2 (ja) * | 2005-04-18 | 2011-05-18 | ローム株式会社 | 直流電源装置 |
CN101738559B (zh) * | 2008-11-20 | 2012-06-20 | 上海华虹Nec电子有限公司 | 使用耗尽型晶体管的开路检测器及其使用方法 |
JP6056299B2 (ja) * | 2012-09-13 | 2017-01-11 | 富士電機株式会社 | 半導体装置とワイヤオープン不良の検出方法 |
US9875963B2 (en) | 2014-12-19 | 2018-01-23 | Toshiba Memory Corporation | Semiconductor device |
CN105811759B (zh) * | 2014-12-29 | 2019-04-02 | 登丰微电子股份有限公司 | 电源供应装置 |
JP6365467B2 (ja) * | 2015-08-28 | 2018-08-01 | 株式会社デンソー | 断線検出装置 |
CN110221644B (zh) * | 2019-05-23 | 2021-02-26 | 上海艾为电子技术股份有限公司 | 一种芯片及其外置rset电阻开路监测电路 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3287567A (en) * | 1963-09-30 | 1966-11-22 | North American Aviation Inc | Lower-value voltage limiter |
US5335203A (en) * | 1991-02-12 | 1994-08-02 | Hitachi, Ltd. | Semiconductor integrated circuit device with internal voltage drop circuits |
US5510729A (en) * | 1995-03-27 | 1996-04-23 | General Datacomm, Inc. | Output characteristics stabilization of CMOS devices |
JPH11111785A (ja) * | 1997-10-07 | 1999-04-23 | Nec Corp | 半導体装置のワイヤオープン検出方法及び装置 |
US20020163377A1 (en) * | 2001-03-28 | 2002-11-07 | Bruneau David W. | Forward body bias generation circuits based on diode clamps |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3497721A (en) * | 1966-04-22 | 1970-02-24 | Fred A Dexter | Variable resistance diode in an automatic signal voltage leveler |
US4443717A (en) * | 1980-01-14 | 1984-04-17 | American Microsystems, Inc. | High resolution fast diode clamped comparator |
JP3124144B2 (ja) * | 1993-01-27 | 2001-01-15 | 株式会社東芝 | 半導体装置 |
US6411155B2 (en) * | 1994-12-30 | 2002-06-25 | Sgs-Thomson Microelectronics S.A. | Power integrated circuit |
US5721656A (en) * | 1996-06-10 | 1998-02-24 | Winbond Electronics Corporation | Electrostatc discharge protection network |
KR100240874B1 (ko) * | 1997-03-18 | 2000-01-15 | 윤종용 | 반도체장치의내부전압발생회로 |
DE19743344C2 (de) * | 1997-09-30 | 1999-08-05 | Siemens Ag | Verfahren zur Montage integrierter Schaltkreise mit Schutz der Schaltkreise vor elektrostatischer Entladung und entsprechende Anordnung von integrierten Schaltkreisen mit Schutz vor elektrostatischer Entladung |
US6329863B1 (en) * | 2000-01-04 | 2001-12-11 | Samsung Electronics Co., Ltd. | Input circuit having a fuse therein and semiconductor device having the same |
US6777996B2 (en) * | 2000-02-09 | 2004-08-17 | Raytheon Company | Radio frequency clamping circuit |
US6919774B2 (en) * | 2001-10-03 | 2005-07-19 | Microtune (Texas), L.P. | Broadband PIN diode attenuator bias network |
US6582997B1 (en) * | 2002-05-17 | 2003-06-24 | Taiwan Semiconductor Manufacturing Company | ESD protection scheme for outputs with resistor loading |
KR100594872B1 (ko) * | 2002-10-04 | 2006-06-30 | 롬 씨오.엘티디 | 전압귀환회로를 갖는 반도체 장치 및 이를 이용한 전자장치 |
US7055045B1 (en) * | 2002-12-26 | 2006-05-30 | Cirrus Logic, Inc. | Automatic mode detection circuits for configuring a terminal as an output terminal in a first mode as an input terminal in a second mode |
-
2003
- 2003-09-12 JP JP2003322295A patent/JP3759135B2/ja not_active Expired - Fee Related
-
2004
- 2004-08-18 TW TW093124781A patent/TWI336519B/zh not_active IP Right Cessation
- 2004-09-01 US US10/931,445 patent/US7321257B2/en not_active Expired - Fee Related
- 2004-09-02 CN CNB200410068702XA patent/CN100356568C/zh not_active Expired - Fee Related
- 2004-09-10 KR KR1020040072618A patent/KR20050027072A/ko not_active Application Discontinuation
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3287567A (en) * | 1963-09-30 | 1966-11-22 | North American Aviation Inc | Lower-value voltage limiter |
US5335203A (en) * | 1991-02-12 | 1994-08-02 | Hitachi, Ltd. | Semiconductor integrated circuit device with internal voltage drop circuits |
US5510729A (en) * | 1995-03-27 | 1996-04-23 | General Datacomm, Inc. | Output characteristics stabilization of CMOS devices |
JPH11111785A (ja) * | 1997-10-07 | 1999-04-23 | Nec Corp | 半導体装置のワイヤオープン検出方法及び装置 |
US20020163377A1 (en) * | 2001-03-28 | 2002-11-07 | Bruneau David W. | Forward body bias generation circuits based on diode clamps |
Also Published As
Publication number | Publication date |
---|---|
JP3759135B2 (ja) | 2006-03-22 |
CN1595651A (zh) | 2005-03-16 |
JP2005093567A (ja) | 2005-04-07 |
TW200511558A (en) | 2005-03-16 |
KR20050027072A (ko) | 2005-03-17 |
US20050057301A1 (en) | 2005-03-17 |
TWI336519B (en) | 2011-01-21 |
US7321257B2 (en) | 2008-01-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI549396B (zh) | 用於監視電氣特性之系統、器件及程序 | |
CN105229908B (zh) | 开关电容器功率转换器的保护 | |
CN105322802B (zh) | 反馈电路、dc/dc转换器、同步整流控制器及其模块 | |
JP7536918B2 (ja) | ゼロクロス検出回路 | |
CN105305388B (zh) | 用于监视和切换负载电路的装置和方法 | |
US9835670B2 (en) | Isolator, semiconductor device, and method for controlling isolator | |
US20070182435A1 (en) | Configurations and method for carrying out wafer level unclamped inductive switching (UIS) tests | |
US6785106B2 (en) | Integrate circuit device | |
CN110233613A (zh) | 具有集成温度和电流感测电路的功率开关 | |
CN105939122A (zh) | 开关电源装置 | |
US11223192B2 (en) | Leakage current protection device with automatic or manual reset after power outage | |
CN104904114B (zh) | 用于监控光伏设备的方法和装置 | |
CN106020316A (zh) | 包括用于漏电流抑制的可开关电路的dc线性电压调节器 | |
CN100356568C (zh) | 可用微弱电流检测断路的半导体装置以及电子装置 | |
CN108206684A (zh) | 开关器件和方法 | |
US8278890B2 (en) | Power supply circuit | |
US10797481B2 (en) | Reverse connection protection circuit and load system | |
TW201230581A (en) | ESD protection circuit for multi-powered integrated circuit | |
JP6085495B2 (ja) | 半導体装置 | |
KR102006023B1 (ko) | 반도체 소자 테스트 장비 | |
KR100594872B1 (ko) | 전압귀환회로를 갖는 반도체 장치 및 이를 이용한 전자장치 | |
CN100414478C (zh) | 用于给集成电路供电的方法和系统,以及专门设计用在其中的集成电路 | |
EP3229355B1 (en) | Load driving device and in-vehicle control device using same | |
US20180226963A1 (en) | Power switch control by supply voltage terminal | |
CN114070289A (zh) | 具有负载电流感测模态的晶体管封装 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20071219 Termination date: 20180902 |
|
CF01 | Termination of patent right due to non-payment of annual fee |