CN100341269C - 使用分数补偿方法的分数-n频率合成器 - Google Patents

使用分数补偿方法的分数-n频率合成器 Download PDF

Info

Publication number
CN100341269C
CN100341269C CNB028097122A CN02809712A CN100341269C CN 100341269 C CN100341269 C CN 100341269C CN B028097122 A CNB028097122 A CN B028097122A CN 02809712 A CN02809712 A CN 02809712A CN 100341269 C CN100341269 C CN 100341269C
Authority
CN
China
Prior art keywords
signal
phase
output
fractional
frequency signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB028097122A
Other languages
English (en)
Chinese (zh)
Other versions
CN1507717A (zh
Inventor
H·许
E·宋
K·Y·李
Y·邱
J·李
J·朴
K·李
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GCT Semiconductor Inc
Original Assignee
GCT Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/940,807 external-priority patent/US6553089B2/en
Priority claimed from US09/940,808 external-priority patent/US6704383B2/en
Application filed by GCT Semiconductor Inc filed Critical GCT Semiconductor Inc
Publication of CN1507717A publication Critical patent/CN1507717A/zh
Application granted granted Critical
Publication of CN100341269C publication Critical patent/CN100341269C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/197Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
    • H03L7/1974Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
    • H03L7/1976Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/087Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H03L7/0895Details of the current generators
    • H03L7/0898Details of the current generators the source or sink current values being variable
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/095Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Transmitters (AREA)
CNB028097122A 2001-03-20 2002-03-20 使用分数补偿方法的分数-n频率合成器 Expired - Fee Related CN100341269C (zh)

Applications Claiming Priority (8)

Application Number Priority Date Filing Date Title
US27691201P 2001-03-20 2001-03-20
US27692701P 2001-03-20 2001-03-20
US60/276,927 2001-03-20
US60/276,912 2001-03-20
US09/940,807 US6553089B2 (en) 2001-03-20 2001-08-29 Fractional-N frequency synthesizer with fractional compensation method
US09/940,808 2001-08-29
US09/940,807 2001-08-29
US09/940,808 US6704383B2 (en) 2001-03-20 2001-08-29 Sample and hold type fractional-N frequency synthesizer

Publications (2)

Publication Number Publication Date
CN1507717A CN1507717A (zh) 2004-06-23
CN100341269C true CN100341269C (zh) 2007-10-03

Family

ID=27501176

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB028097122A Expired - Fee Related CN100341269C (zh) 2001-03-20 2002-03-20 使用分数补偿方法的分数-n频率合成器

Country Status (8)

Country Link
EP (1) EP1371167B1 (https=)
JP (1) JP4216075B2 (https=)
KR (1) KR100880422B1 (https=)
CN (1) CN100341269C (https=)
AT (1) ATE388541T1 (https=)
CA (1) CA2442721A1 (https=)
DE (1) DE60225426T2 (https=)
WO (1) WO2002076009A1 (https=)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7747237B2 (en) 2004-04-09 2010-06-29 Skyworks Solutions, Inc. High agility frequency synthesizer phase-locked loop
US20060267644A1 (en) * 2005-05-24 2006-11-30 Edward Youssoufian Method and apparatus for loop filter size reduction
KR100830898B1 (ko) * 2006-09-15 2008-05-22 한국과학기술원 전압 제어 발진기의 출력 클럭으로 동작하는 스위치드커패시터 네트워크를 이용한 위상 고정 루프 및 제어방법
KR101030950B1 (ko) * 2008-02-29 2011-04-28 주식회사 코아로직 듀얼 모드 위성 신호 수신 장치 및 위성 신호 수신 방법
GB0804340D0 (en) 2008-03-07 2008-04-16 Cambridge Silicon Radio Ltd Charge pump for a phase-locked loop
GB0804339D0 (en) 2008-03-07 2008-04-16 Cambridge Silicon Radio Ltd Phase-locked loop
GB0804341D0 (en) * 2008-03-07 2008-04-16 Cambridge Silicon Radio Ltd Charge pump for a phase-locked loop
GB0804342D0 (en) 2008-03-07 2008-04-16 Cambridge Silicon Radio Ltd Charge transfer in a phase-locked loop
JP5229081B2 (ja) 2009-04-10 2013-07-03 富士通株式会社 半導体装置
EP2369745B1 (en) * 2010-03-25 2015-04-15 Silicon Laboratories Inc. Method and apparatus for quantization noise reduction in fractional-N PLLS
WO2012157234A1 (ja) 2011-05-18 2012-11-22 旭化成エレクトロニクス株式会社 アキュムレータ型フラクショナルn-pllシンセサイザおよびその制御方法
WO2014006654A1 (ja) * 2012-07-04 2014-01-09 ルネサスエレクトロニクス株式会社 半導体装置
US9106211B2 (en) * 2013-03-13 2015-08-11 Infineon Technologies Austria Ag System and method for an oversampled data converter
WO2016061781A1 (en) * 2014-10-23 2016-04-28 Lattice Semiconductor Corporation Phase locked loop with sub-harmonic locking prevention functionality
JP6720769B2 (ja) * 2016-08-18 2020-07-08 富士通株式会社 信号再生回路、電子装置及び信号再生方法
US10855294B2 (en) 2016-11-08 2020-12-01 Texas Instruments Incorporated High linearity phase interpolator
CN108736894B (zh) * 2017-04-18 2021-08-06 博通集成电路(上海)股份有限公司 分数n频率合成器及其方法
DE102017117900A1 (de) * 2017-08-07 2019-02-07 Endress+Hauser SE+Co. KG Hochfrequenz-Signalerzeugungseinheit
CN108566201A (zh) * 2018-07-24 2018-09-21 成都意科科技有限责任公司 一种高频率分辨率脉冲数字发生系统
CN117559993B (zh) * 2023-11-22 2024-12-13 中国科学技术大学 一种电荷舵数字鉴相器及其电荷舵采样全数字锁相环

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4868513A (en) * 1987-09-11 1989-09-19 Amdahl Corporation Phase-locked loop with redundant reference input
US5142246A (en) * 1991-06-19 1992-08-25 Telefonaktiebolaget L M Ericsson Multi-loop controlled VCO
US5546052A (en) * 1994-08-31 1996-08-13 International Business Machines Corporation Phase locked loop circuit with phase/frequency detector which eliminates dead zones
CN1149944A (zh) * 1995-04-04 1997-05-14 诺基亚电信公司 一种锁相环路的环路滤波器
US5815016A (en) * 1994-09-02 1998-09-29 Xilinx, Inc. Phase-locked delay loop for clock correction
US5838205A (en) * 1997-02-18 1998-11-17 International Business Machines Corporation Variable-speed phase-locked loop system with on-the-fly switching and method therefor
US5953386A (en) * 1996-06-20 1999-09-14 Lsi Logic Corporation High speed clock recovery circuit using complimentary dividers
US6137372A (en) * 1998-05-29 2000-10-24 Silicon Laboratories Inc. Method and apparatus for providing coarse and fine tuning control for synthesizing high-frequency signals for wireless communications
US6147561A (en) * 1999-07-29 2000-11-14 Conexant Systems, Inc. Phase/frequency detector with time-delayed inputs in a charge pump based phase locked loop and a method for enhancing the phase locked loop gain

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09172370A (ja) * 1995-12-19 1997-06-30 Toshiba Corp Pll回路
US6100767A (en) * 1997-09-29 2000-08-08 Sanyo Electric Co., Ltd. Phase-locked loop with improved trade-off between lock-up time and power dissipation

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4868513A (en) * 1987-09-11 1989-09-19 Amdahl Corporation Phase-locked loop with redundant reference input
US5142246A (en) * 1991-06-19 1992-08-25 Telefonaktiebolaget L M Ericsson Multi-loop controlled VCO
US5546052A (en) * 1994-08-31 1996-08-13 International Business Machines Corporation Phase locked loop circuit with phase/frequency detector which eliminates dead zones
US5815016A (en) * 1994-09-02 1998-09-29 Xilinx, Inc. Phase-locked delay loop for clock correction
CN1149944A (zh) * 1995-04-04 1997-05-14 诺基亚电信公司 一种锁相环路的环路滤波器
US5953386A (en) * 1996-06-20 1999-09-14 Lsi Logic Corporation High speed clock recovery circuit using complimentary dividers
US5838205A (en) * 1997-02-18 1998-11-17 International Business Machines Corporation Variable-speed phase-locked loop system with on-the-fly switching and method therefor
US6137372A (en) * 1998-05-29 2000-10-24 Silicon Laboratories Inc. Method and apparatus for providing coarse and fine tuning control for synthesizing high-frequency signals for wireless communications
US6147561A (en) * 1999-07-29 2000-11-14 Conexant Systems, Inc. Phase/frequency detector with time-delayed inputs in a charge pump based phase locked loop and a method for enhancing the phase locked loop gain

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
电荷泵锁相环设计方法研究 鲁昆生,王福昌,华中理工大学学报,第28卷第1期 2000 *

Also Published As

Publication number Publication date
WO2002076009A1 (en) 2002-09-26
EP1371167A4 (en) 2005-07-13
ATE388541T1 (de) 2008-03-15
CN1507717A (zh) 2004-06-23
KR20040007473A (ko) 2004-01-24
JP2004530334A (ja) 2004-09-30
DE60225426T2 (de) 2009-03-12
JP4216075B2 (ja) 2009-01-28
CA2442721A1 (en) 2002-09-26
DE60225426D1 (de) 2008-04-17
HK1064831A1 (en) 2005-02-04
EP1371167B1 (en) 2008-03-05
EP1371167A1 (en) 2003-12-17
KR100880422B1 (ko) 2009-01-29

Similar Documents

Publication Publication Date Title
CN100341269C (zh) 使用分数补偿方法的分数-n频率合成器
CN101227189B (zh) 频率合成器、自动频率校正电路及频率校正方法
US6704383B2 (en) Sample and hold type fractional-N frequency synthesizer
CN1098563C (zh) 带清除pll的直接数字合成器驱动pll频率合成器
US9048848B2 (en) PLL frequency synthesizer with multi-curve VCO implementing closed loop curve searching using charge pump current modulation
US6553089B2 (en) Fractional-N frequency synthesizer with fractional compensation method
US9240796B2 (en) PLL frequency synthesizer with multi-curve VCO implementing closed loop curve searching
EP2115871B1 (en) Methods and apparatus for dynamic frequency scaling of phase locked loops for microprocessors
CN1608342A (zh) 级联的延迟锁定环路
CN1856932A (zh) 压控数字模拟振荡器和使用该振荡器的频率合成器
CN1788417A (zh) 带有用于改善线性和最大化频率的传播延迟补偿的张弛振荡器
CN101682296A (zh) 扩展频谱控制pll电路及其启动方法
CN1202042A (zh) 环路状态受控的多频带锁相环频率合成器
CN1318901A (zh) 频率综合器
CN1172446C (zh) 频率合成器和振荡频率控制方法
US7327182B2 (en) Switched capacitor filter and feedback system
CN1378343A (zh) Pll电路的模式转换方法和pll电路的模式控制电路
CN1212491A (zh) 用于低压电源的半导体装置
US20110080196A1 (en) VCO Control Circuit and Method Thereof, Fast Locking PLL and Method for Fast Locking PLL
CN1269068A (zh) 用于锁相环的环路滤波器的电荷泵引导系统和方法
CN1745518A (zh) 包括可变延迟和离散延迟的锁相环
CN1866746B (zh) 优化锁相环阻尼系数的系统和方法
HK1064831B (en) Fractional-n frequency synthesizer with fractional compensation method
HK1031485A (en) Charge pump steering systems and methods for loop filters of phase locked loops

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
REG Reference to a national code

Ref country code: HK

Ref legal event code: DE

Ref document number: 1064831

Country of ref document: HK

C14 Grant of patent or utility model
GR01 Patent grant
REG Reference to a national code

Ref country code: HK

Ref legal event code: GR

Ref document number: 1064831

Country of ref document: HK

CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20071003

Termination date: 20190320

CF01 Termination of patent right due to non-payment of annual fee