CH542517A - Halbleitervorrichtung mit einem Transistor und Verfahren zur Herstellung der Halbleitervorrichtung - Google Patents

Halbleitervorrichtung mit einem Transistor und Verfahren zur Herstellung der Halbleitervorrichtung

Info

Publication number
CH542517A
CH542517A CH1001371A CH1001371A CH542517A CH 542517 A CH542517 A CH 542517A CH 1001371 A CH1001371 A CH 1001371A CH 1001371 A CH1001371 A CH 1001371A CH 542517 A CH542517 A CH 542517A
Authority
CH
Switzerland
Prior art keywords
semiconductor device
transistor
manufacturing
semiconductor
Prior art date
Application number
CH1001371A
Other languages
German (de)
English (en)
Inventor
Kooi Else
Original Assignee
Philips Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from NLAANVRAGE7010204,A external-priority patent/NL170902C/xx
Priority claimed from NL7010208A external-priority patent/NL7010208A/xx
Priority claimed from NLAANVRAGE7010205,A external-priority patent/NL169936C/xx
Priority claimed from NL7013365.A external-priority patent/NL159819B/xx
Application filed by Philips Nv filed Critical Philips Nv
Publication of CH542517A publication Critical patent/CH542517A/de

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/112Constructional design considerations for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layers, e.g. by using channel stoppers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/32Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/74Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76205Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H01L21/76213Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
    • H01L21/76216Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/40Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00 with at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of IGFETs with BJTs
    • H10D84/401Combinations of FETs or IGBTs with BJTs
    • H10D84/403Combinations of FETs or IGBTs with BJTs and with one or more of diodes, resistors or capacitors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/60Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of BJTs
    • H10D84/611Combinations of BJTs and one or more of diodes, resistors or capacitors
    • H10D84/613Combinations of vertical BJTs and one or more of diodes, resistors or capacitors
    • H10D84/615Combinations of vertical BJTs and one or more of resistors or capacitors

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Bipolar Transistors (AREA)
  • Local Oxidation Of Silicon (AREA)
CH1001371A 1970-07-10 1971-07-07 Halbleitervorrichtung mit einem Transistor und Verfahren zur Herstellung der Halbleitervorrichtung CH542517A (de)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
NLAANVRAGE7010204,A NL170902C (nl) 1970-07-10 1970-07-10 Halfgeleiderinrichting, in het bijzonder monolithische geintegreerde halfgeleiderschakeling.
NL7010208A NL7010208A (enrdf_load_stackoverflow) 1966-10-05 1970-07-10
NLAANVRAGE7010205,A NL169936C (nl) 1970-07-10 1970-07-10 Halfgeleiderinrichting omvattende een halfgeleiderlichaam met een althans ten dele in het halfgeleiderlichaam verzonken oxydepatroon.
NL7013365.A NL159819B (nl) 1970-09-10 1970-09-10 Halfgeleiderinrichting met een halfgeleiderlichaam, bevat- tende een transistor, waarbij een in het halfgeleiderli- chaam verzonken patroon van isolerend materiaal, dat door plaatselijke oxydatie van het halfgeleiderlichaam gevormd is, aanwezig is.

Publications (1)

Publication Number Publication Date
CH542517A true CH542517A (de) 1973-09-30

Family

ID=27483782

Family Applications (1)

Application Number Title Priority Date Filing Date
CH1001371A CH542517A (de) 1970-07-10 1971-07-07 Halbleitervorrichtung mit einem Transistor und Verfahren zur Herstellung der Halbleitervorrichtung

Country Status (6)

Country Link
JP (1) JPS5010101B1 (enrdf_load_stackoverflow)
BE (1) BE769734A (enrdf_load_stackoverflow)
CA (1) CA926029A (enrdf_load_stackoverflow)
CH (1) CH542517A (enrdf_load_stackoverflow)
FR (1) FR2098324B1 (enrdf_load_stackoverflow)
SE (1) SE368479B (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3648125A (en) * 1971-02-02 1972-03-07 Fairchild Camera Instr Co Method of fabricating integrated circuits with oxidized isolation and the resulting structure

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3173101A (en) * 1961-02-15 1965-03-09 Westinghouse Electric Corp Monolithic two stage unipolar-bipolar semiconductor amplifier device
US3254277A (en) * 1963-02-27 1966-05-31 United Aircraft Corp Integrated circuit with component defining groove
FR1458860A (fr) * 1964-12-24 1966-03-04 Ibm Dispositif à circuit intégré, utilisant une lamelle semi-conductrice pré-formée
US3386865A (en) * 1965-05-10 1968-06-04 Ibm Process of making planar semiconductor devices isolated by encapsulating oxide filled channels
US3440498A (en) * 1966-03-14 1969-04-22 Nat Semiconductor Corp Contacts for insulation isolated semiconductor integrated circuitry
USRE34420E (en) * 1986-06-19 1993-10-26 Darling James P Sports racquet

Also Published As

Publication number Publication date
SE368479B (enrdf_load_stackoverflow) 1974-07-01
FR2098324B1 (enrdf_load_stackoverflow) 1976-05-28
BE769734A (fr) 1972-01-10
JPS5010101B1 (enrdf_load_stackoverflow) 1975-04-18
DE2133981B2 (de) 1975-07-10
FR2098324A1 (enrdf_load_stackoverflow) 1972-03-10
DE2133981A1 (de) 1972-01-13
CA926029A (en) 1973-05-08

Similar Documents

Publication Publication Date Title
CH542513A (de) Halbleiteranordnung und Verfahren zur Herstellung derselben
CH528152A (de) Halbleiteranordnung und Verfahren zu deren Herstellung
CH469358A (de) Verfahren zur Herstellung einer Halbleitervorrichtung und nach diesem Verfahren hergestellte Halbleitervorrichtung
CH519789A (de) Verfahren zur Herstellung einer Halbleitervorrichtung
CH531254A (de) Verfahren zur Herstellung einer Halbleiteranordnung und durch dieses Verfahren hergestellte Halbleiteranordnung
DE2109874B2 (de) Halbleiterbauelement mit einem monokristallinen siliziumkoerper und verfahren zum herstellen
AR193866A1 (es) Dispositivo semiconductor y metodo para su fabricacion
AT320737B (de) Halbleittervorrichtung und Verfahren zur Herstellung einer solchen Halbleitervorrichtung
AT321994B (de) Reaktor und verfahren zur herstellung einer halbleiteranordnung in diesem reaktor
CH477765A (de) Verfahren zur Herstellung einer Halbleitervorrichtung und nach diesem Verfahren hergestellte Halbleitervorrichtung
AT330305B (de) Halbleiteranordnung mit einem halbleiterwiderstand und verfahren zur herstellung einer derartigen anordnung
CH535493A (de) Scheibenförmiges Halbleiterbauelement und Verfahren zu seiner Herstellung
CH497048A (de) Verfahren zur Herstellung einer Halbleitervorrichtung und nach diesem Verfahren hergestellte Halbleitervorrichtung
AT324421B (de) Halbleitervorrichtung mit einem lateralen transistor und verfahren zur herstellung einer solchen
CH544410A (de) Halbleiteranordnung und Verfahren zur Herstellung dieser Halbleiteranordnung
CH514236A (de) Halbleitervorrichtung und Verfahren zur Herstellung derselben
AT281122B (de) Halbleitervorrichtung und Verfahren zur Herstellung derselben
CH528821A (de) Verfahren zur Herstellung einer Halbleiteranordnung und durch dieses Verfahren hergestellte Halbleiteranordnung
CH522288A (de) Halbleitereinheit und Verfahren zur Herstellung derselben
CH542519A (de) Halbleiteranordnung und Verfahren zur Herstellung derselben
CH443670A (de) Kunststoffmasse und Verfahren zur Herstellung derselben
AT316894B (de) Halbleitervorrichtung und Verfahren zur Herstellung derselben
CH539395A (de) Verfahren und Einrichtung zur Herstellung von hartgekochten Eiern
CH512824A (de) Verfahren zur Herstellung von Halbleitervorrichtungen
AT308850B (de) Halbleitervorrichtung mit einem Halbleiterkörper und Verfahren zur Herstellung einer solchen Halbleitervorrichtung

Legal Events

Date Code Title Description
PL Patent ceased