CH455052A - Verfahren zum Herstellen von Halbleiterschaltungen - Google Patents

Verfahren zum Herstellen von Halbleiterschaltungen

Info

Publication number
CH455052A
CH455052A CH671466A CH671466A CH455052A CH 455052 A CH455052 A CH 455052A CH 671466 A CH671466 A CH 671466A CH 671466 A CH671466 A CH 671466A CH 455052 A CH455052 A CH 455052A
Authority
CH
Switzerland
Prior art keywords
manufacturing semiconductor
semiconductor circuits
circuits
manufacturing
semiconductor
Prior art date
Application number
CH671466A
Other languages
English (en)
Inventor
Richard Dr Wiesner
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Publication of CH455052A publication Critical patent/CH455052A/de

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308Chemical or electrical treatment, e.g. electrolytic etching using masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76297Dielectric isolation using EPIC techniques, i.e. epitaxial passivated integrated circuit
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293Organic, e.g. plastic
    • H01L23/295Organic, e.g. plastic containing a filler
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0611Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
    • H01L27/0641Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region without components of the field effect type
    • H01L27/0647Bipolar transistors in combination with diodes, or capacitors, or resistors, e.g. vertical bipolar transistor and bipolar lateral transistor and resistor
    • H01L27/0652Vertical bipolar transistor in combination with diodes, or capacitors, or resistors
    • H01L27/0658Vertical bipolar transistor in combination with resistors or capacitors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/043Dual dielectric

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Weting (AREA)
CH671466A 1965-05-11 1966-05-09 Verfahren zum Herstellen von Halbleiterschaltungen CH455052A (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DES0097037 1965-05-11

Publications (1)

Publication Number Publication Date
CH455052A true CH455052A (de) 1968-04-30

Family

ID=7520460

Family Applications (1)

Application Number Title Priority Date Filing Date
CH671466A CH455052A (de) 1965-05-11 1966-05-09 Verfahren zum Herstellen von Halbleiterschaltungen

Country Status (7)

Country Link
US (1) US3466741A (de)
AT (1) AT262381B (de)
CH (1) CH455052A (de)
DE (1) DE1514460A1 (de)
GB (1) GB1142816A (de)
NL (1) NL6606453A (de)
SE (1) SE315661B (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL6714336A (de) * 1967-10-21 1969-04-23
US3947952A (en) * 1970-12-28 1976-04-06 Bell Telephone Laboratories, Incorporated Method of encapsulating beam lead semiconductor devices
US3660732A (en) * 1971-02-08 1972-05-02 Signetics Corp Semiconductor structure with dielectric and air isolation and method
US4587719A (en) * 1983-08-01 1986-05-13 The Board Of Trustees Of The Leland Stanford Junior University Method of fabrication of long arrays using a short substrate
US4815208A (en) * 1987-05-22 1989-03-28 Texas Instruments Incorporated Method of joining substrates for planar electrical interconnections of hybrid circuits
US5874346A (en) * 1996-05-23 1999-02-23 Advanced Micro Devices, Inc. Subtrench conductor formation with large tilt angle implant
US6182342B1 (en) 1999-04-02 2001-02-06 Andersen Laboratories, Inc. Method of encapsulating a saw device

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3079254A (en) * 1959-01-26 1963-02-26 George W Crowley Photographic fabrication of semiconductor devices
US3158788A (en) * 1960-08-15 1964-11-24 Fairchild Camera Instr Co Solid-state circuitry having discrete regions of semi-conductor material isolated by an insulating material
US3206647A (en) * 1960-10-31 1965-09-14 Sprague Electric Co Semiconductor unit
DE1188731B (de) * 1961-03-17 1965-03-11 Intermetall Verfahren zum gleichzeitigen Herstellen von mehreren Halbleiteranordnungen
US3300832A (en) * 1963-06-28 1967-01-31 Rca Corp Method of making composite insulatorsemiconductor wafer
US3290753A (en) * 1963-08-19 1966-12-13 Bell Telephone Labor Inc Method of making semiconductor integrated circuit elements
US3307239A (en) * 1964-02-18 1967-03-07 Bell Telephone Labor Inc Method of making integrated semiconductor devices

Also Published As

Publication number Publication date
US3466741A (en) 1969-09-16
AT262381B (de) 1968-06-10
SE315661B (de) 1969-10-06
NL6606453A (de) 1966-11-14
GB1142816A (en) 1969-02-12
DE1514460A1 (de) 1969-05-22

Similar Documents

Publication Publication Date Title
CH407338A (de) Verfahren zum Kontaktieren von Halbleiterbauelementen
CH439501A (de) Verfahren zum Kontaktieren von Halbleiteranordnungen
DE1933731B2 (de) Verfahren zum herstellen einer integrierten halbleiterschaltung
AT278906B (de) Verfahren zum Herstellen von Halbleiterbauelementen mit Kontakten
CH498493A (de) Verfahren zum Herstellen monolithischer Halbleiteranordnungen
CH391106A (de) Verfahren zum Herstellen von Halbleiteranordnungen
CH445649A (de) Verfahren zum Herstellen von Halbleiterschaltungen
CH447393A (de) Verfahren zum Herstellen von Feldeffekttransistoren
AT258364B (de) Verfahren zum Herstellen von Halbleiteranordnungen
CH505466A (de) Verfahren zum Polieren von Halbleiteroberflächen
AT262381B (de) Verfahren zum Herstellen von Halbleiterschaltungen
CH444828A (de) Verfahren zum Herstellen von Halbleiterbauelementen
CH446537A (de) Verfahren zum Herstellen von Halbleiterbauelementen
CH507590A (de) Verfahren zum Herstellen von kleinflächigen Halbleiterbauelementen
CH420390A (de) Verfahren zum Herstellen von Halbleiterbauelementen aus Siliziumkarbid
AT254947B (de) Verfahren zum Serienfertigen von Halbleiterbauelementen
AT259016B (de) Verfahren zum Herstellen von Halbleiteranordnungen
DE1911335B2 (de) Verfahren zum herstellen von volumeneffekt halbleiter bauelementen
CH407337A (de) Verfahren zum Herstellen von Halbleiterscheiben
CH527490A (de) Verfahren zum Herstellen von CdS-Photowiderständen
CH468721A (de) Verfahren zum gleichzeitigen Herstellen einer Vielzahl von Halbleiterbauelementen
CH410196A (de) Verfahren zum Herstellen von Halbleiteranordnungen
CH413117A (de) Verfahren zum Herstellen von Halbleiterbauelementen
CH452708A (de) Verfahren zum Herstellen einer aus gegeneinander isolierten Halbleiterbereichen bestehenden Halbleitervorrichtung
CH489911A (de) Verfahren zum Kontaktieren von Halbleiteranordnungen