CA2381834A1 - A method and apparatus for transmitting and receiving multiplex tributary signals - Google Patents

A method and apparatus for transmitting and receiving multiplex tributary signals Download PDF

Info

Publication number
CA2381834A1
CA2381834A1 CA002381834A CA2381834A CA2381834A1 CA 2381834 A1 CA2381834 A1 CA 2381834A1 CA 002381834 A CA002381834 A CA 002381834A CA 2381834 A CA2381834 A CA 2381834A CA 2381834 A1 CA2381834 A1 CA 2381834A1
Authority
CA
Canada
Prior art keywords
signal
tributary
phase difference
phase
compound
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
CA002381834A
Other languages
English (en)
French (fr)
Inventor
Bernd Markus K. Bleisteiner
Miguel Robledo
Konrad Sticht
Ralph Steffen Peter Urbansky
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nokia of America Corp
Original Assignee
Lucent Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lucent Technologies Inc filed Critical Lucent Technologies Inc
Publication of CA2381834A1 publication Critical patent/CA2381834A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
CA002381834A 2001-06-15 2002-04-16 A method and apparatus for transmitting and receiving multiplex tributary signals Abandoned CA2381834A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP01305212A EP1267507B1 (en) 2001-06-15 2001-06-15 A method and apparatus for transmitting and receiving multiplex tributary signals
EP01305212.1 2001-06-15

Publications (1)

Publication Number Publication Date
CA2381834A1 true CA2381834A1 (en) 2002-12-15

Family

ID=8182031

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002381834A Abandoned CA2381834A1 (en) 2001-06-15 2002-04-16 A method and apparatus for transmitting and receiving multiplex tributary signals

Country Status (5)

Country Link
US (1) US7254207B2 (enExample)
EP (1) EP1267507B1 (enExample)
JP (1) JP4173693B2 (enExample)
CA (1) CA2381834A1 (enExample)
DE (1) DE60108728T2 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002051060A2 (en) * 2000-12-20 2002-06-27 Primarion, Inc. Pll/dll dual loop data synchronization utilizing a granular fifo fill level indicator
WO2002058317A2 (en) * 2000-12-20 2002-07-25 Primarion, Inc. Pll/dll dual loop data synchronization
EP1811670B1 (en) 2003-04-02 2010-03-10 Christopher Julian Travis Number controlled oscillator and a method of establishing an event clock
JP4731806B2 (ja) * 2003-12-01 2011-07-27 パナソニック株式会社 冷凍サイクル装置およびその制御方法
US7519064B1 (en) 2003-12-05 2009-04-14 Mahi Networks, Inc. Virtual tributary processing using shared resources
US7715443B1 (en) * 2003-12-05 2010-05-11 Meriton Networks Us Inc. Boundary processing between a synchronous network and a plesiochronous network
US7646836B1 (en) * 2005-03-01 2010-01-12 Network Equipment Technologies, Inc. Dynamic clock rate matching across an asynchronous network
US7839885B2 (en) * 2005-04-25 2010-11-23 Lsi Corporation Connection memory for tributary time-space switches
US20070220184A1 (en) * 2006-03-17 2007-09-20 International Business Machines Corporation Latency-locked loop (LLL) circuit, buffer including the circuit, and method of adjusting a data rate
JP4927033B2 (ja) * 2008-05-30 2012-05-09 Ｎｔｔエレクトロニクス株式会社 クロック再生用信号生成方法及びクロック再生回路
US9294263B2 (en) * 2014-01-02 2016-03-22 Advanced Micro Devices, Inc. Methods and systems of synchronizer selection

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL8501737A (nl) * 1985-06-17 1987-01-16 At & T & Philips Telecomm Hogere orde digitaal transmissiesysteem voorzien van een multiplexer en een demultiplexer.
CA1262173A (en) * 1986-05-29 1989-10-03 James Angus Mceachern Synchronization of asynchronous data signals
US4755987A (en) * 1987-06-05 1988-07-05 Bell Communications Research, Inc. High speed scrambling at lower clock speeds
US5263057A (en) * 1990-05-09 1993-11-16 Ant Nachrichtentechnik Gmbh Method of reducing waiting time jitter
US5796796A (en) * 1996-01-11 1998-08-18 Industrial Technology Research Institute Pointer adjustment jitter cancellation processor utilizing phase hopping and phase leaking techniques
US6229863B1 (en) * 1998-11-02 2001-05-08 Adc Telecommunications, Inc. Reducing waiting time jitter
JP3862884B2 (ja) * 1999-03-04 2006-12-27 三菱電機株式会社 トリビュタリ信号の多重送信システムおよび多重送信方法
US7002986B1 (en) * 1999-07-08 2006-02-21 Nortel Networks Limited Mapping arbitrary signals into SONET
JP2001168827A (ja) * 1999-12-14 2001-06-22 Mitsubishi Electric Corp データ送受信システム、データ受信装置およびデータ送信装置

Also Published As

Publication number Publication date
JP2003046466A (ja) 2003-02-14
EP1267507B1 (en) 2005-02-02
DE60108728T2 (de) 2006-05-11
JP4173693B2 (ja) 2008-10-29
US20020191724A1 (en) 2002-12-19
US7254207B2 (en) 2007-08-07
DE60108728D1 (de) 2005-03-10
EP1267507A1 (en) 2002-12-18

Similar Documents

Publication Publication Date Title
US7830924B2 (en) Stuffing and destuffing operations when mapping low-order client signals into high-order transmission frames
US5263057A (en) Method of reducing waiting time jitter
EP1267507B1 (en) A method and apparatus for transmitting and receiving multiplex tributary signals
KR19990063234A (ko) 디지탈 신호 스트림을 멀티플렉싱 및 디멀티플렉싱하기 위한 방법 및 장치
KR0169247B1 (ko) 에스티엠 기반 에이티엠 셀 물리계층 처리회로
CA2308968A1 (en) Mapping arbitrary signals into sonet
CN101499871A (zh) Sdh网元时延检测方法、时钟同步方法、主从时钟实体及sdh网元
CN1511400A (zh) 从同步传送信号/同步传送模块净荷的数据部分将ds-3信号和/或e3信号去同步的方法和设备
US6339628B1 (en) Payload relative position change requesting apparatus and transmission apparatus containing the same
US9143420B2 (en) Data transport system, receiver and transmitter
US11799626B2 (en) Method and apparatus for carrying constant bit rate (CBR) client signals
CN101136628A (zh) 一种实现数据去抖动的数字电路装置
CN102957489B (zh) 时钟同步方法、主从时钟实体
JP3494151B2 (ja) コンカチネーション信号処理方法及び装置
US8363764B2 (en) Method and device for reconstructing a data clock from asynchronously transmitted data packets
US12192079B2 (en) Method and apparatus for carrying constant bit rate (CBR) client signals using CBR carrier streams comprising frames
KR100474766B1 (ko) 동기 디지털 망에서의 지터 제거장치
JPH0681117B2 (ja) スタツフ同期回路
EP0673570B1 (en) Multiplexer and demultiplexer
CN108768572A (zh) 一种基于令牌的时间戳生成系统及方法
JP5301588B2 (ja) 帯域制御評価装置
JP2690627B2 (ja) 非同期データ伝送方式
KR100293931B1 (ko) 데이타전송장치의위상검출회로
JP3259697B2 (ja) 位相変動吸収方法および位相変動吸収回路
CN205545297U (zh) 全同步独立2.048Mb/s信号正码速调整装置

Legal Events

Date Code Title Description
EEER Examination request
FZDE Discontinued