CA2124029A1 - Method and apparatus for providing accurate and complete communications between different bus architectures in an information handling system - Google Patents

Method and apparatus for providing accurate and complete communications between different bus architectures in an information handling system

Info

Publication number
CA2124029A1
CA2124029A1 CA002124029A CA2124029A CA2124029A1 CA 2124029 A1 CA2124029 A1 CA 2124029A1 CA 002124029 A CA002124029 A CA 002124029A CA 2124029 A CA2124029 A CA 2124029A CA 2124029 A1 CA2124029 A1 CA 2124029A1
Authority
CA
Canada
Prior art keywords
bus
data
contiguous
peripheral
pci
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
CA002124029A
Other languages
English (en)
French (fr)
Inventor
Gregory N. Santos
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CA2124029A1 publication Critical patent/CA2124029A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4009—Coupling between buses with data restructuring
    • G06F13/4018—Coupling between buses with data restructuring with data-width conversion
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
  • Small-Scale Networks (AREA)
  • Image Processing (AREA)
  • Information Transfer Systems (AREA)
  • Radar Systems Or Details Thereof (AREA)
CA002124029A 1993-05-28 1994-05-20 Method and apparatus for providing accurate and complete communications between different bus architectures in an information handling system Abandoned CA2124029A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US069,234 1993-05-28
US08/069,234 US5550989A (en) 1993-05-28 1993-05-28 Bridge circuit that can eliminate invalid data during information transfer between buses of different bitwidths

Publications (1)

Publication Number Publication Date
CA2124029A1 true CA2124029A1 (en) 1994-11-29

Family

ID=22087606

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002124029A Abandoned CA2124029A1 (en) 1993-05-28 1994-05-20 Method and apparatus for providing accurate and complete communications between different bus architectures in an information handling system

Country Status (10)

Country Link
US (1) US5550989A (zh)
EP (1) EP0627688B1 (zh)
JP (1) JP2565659B2 (zh)
KR (1) KR970008191B1 (zh)
CN (1) CN1064463C (zh)
AT (1) ATE188049T1 (zh)
BR (1) BR9402108A (zh)
CA (1) CA2124029A1 (zh)
DE (1) DE69422221T2 (zh)
TW (1) TW321743B (zh)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5897667A (en) * 1993-11-16 1999-04-27 Intel Corporation Method and apparatus for transferring data received from a first bus in a non-burst manner to a second bus in a burst manner
SG47015A1 (en) * 1994-02-24 1998-03-20 Intel Corp Apparatus and method for prefetching data to load buffers in a bridge between two buses in a computer
JP3529429B2 (ja) * 1994-06-10 2004-05-24 富士通株式会社 データ送信装置、データ受信装置、データ伝送装置及びデータ伝送方法
US5794062A (en) * 1995-04-17 1998-08-11 Ricoh Company Ltd. System and method for dynamically reconfigurable computing using a processing unit having changeable internal hardware organization
US5692219A (en) * 1995-06-07 1997-11-25 Dell Usa, Lp System and method for disabling or re-enabling PCI-compliant devices in a computer system by masking the idsel signal with a disable or re-enable signal
US5978860A (en) * 1995-06-07 1999-11-02 Dell Usa, L.P. System and method for disabling and re-enabling at least one peripheral device in a computer system by masking a device-configuration-space-access-signal with a disable or re-enable signal
US5802560A (en) * 1995-08-30 1998-09-01 Ramton International Corporation Multibus cached memory system
US5689659A (en) * 1995-10-30 1997-11-18 Motorola, Inc. Method and apparatus for bursting operand transfers during dynamic bus sizing
US5850530A (en) * 1995-12-18 1998-12-15 International Business Machines Corporation Method and apparatus for improving bus efficiency by enabling arbitration based upon availability of completion data
US5712986A (en) * 1995-12-19 1998-01-27 Ncr Corporation Asynchronous PCI-to-PCI Bridge
US5793997A (en) * 1996-01-11 1998-08-11 Hewlett-Packard Company Interface architecture for connection to a peripheral component interconnect bus
US5898888A (en) * 1996-12-13 1999-04-27 International Business Machines Corporation Method and system for translating peripheral component interconnect (PCI) peer-to-peer access across multiple PCI host bridges within a computer system
US6230219B1 (en) * 1997-11-10 2001-05-08 International Business Machines Corporation High performance multichannel DMA controller for a PCI host bridge with a built-in cache
US6178462B1 (en) 1997-11-24 2001-01-23 International Business Machines Corporation Protocol for using a PCI interface for connecting networks
US6170034B1 (en) 1998-03-31 2001-01-02 Lsi Logic Corporation Hardware assisted mask read/write
US6314497B1 (en) * 1998-12-03 2001-11-06 Intel Corporation Apparatus and method for maintaining cache coherency in a memory system
US6233632B1 (en) * 1999-01-07 2001-05-15 Vlsi Technology, Inc. Optimizing peripheral component interconnect transactions in a mixed 32/64-bit environment by eliminating unnecessary data transfers
US6284422B1 (en) 1999-05-14 2001-09-04 Sharp Kabushiki Kaisha Toner for developing electrostatic latent images and image-forming apparatus
US6557087B1 (en) 2000-02-22 2003-04-29 International Business Machines Corporation Management of PCI read access to a central resource
US6993619B2 (en) 2003-03-28 2006-01-31 International Business Machines Corporation Single request data transfer regardless of size and alignment
US7757017B2 (en) * 2007-05-15 2010-07-13 International Business Machines Corporation Adjusting direction of data flow between I/O bridges and I/O hubs based on real time traffic levels
US8260980B2 (en) * 2009-06-10 2012-09-04 Lsi Corporation Simultaneous intermediate proxy direct memory access
CN108229196B (zh) * 2016-12-09 2021-09-07 上海新微技术研发中心有限公司 一种具有存储单元物理保护机制的soc芯片及方法

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4547849A (en) * 1981-12-09 1985-10-15 Glenn Louie Interface between a microprocessor and a coprocessor
US5101478A (en) * 1985-06-28 1992-03-31 Wang Laboratories, Inc. I/O structure for information processing system
EP0303752B1 (en) * 1987-08-20 1993-06-02 International Business Machines Corporation Memory access control device in a mixed data format system
JPS6491263A (en) * 1987-10-01 1989-04-10 Nec Corp Data transfer device
US4878166A (en) * 1987-12-15 1989-10-31 Advanced Micro Devices, Inc. Direct memory access apparatus and methods for transferring data between buses having different performance characteristics
US5142672A (en) * 1987-12-15 1992-08-25 Advanced Micro Devices, Inc. Data transfer controller incorporating direct memory access channels and address mapped input/output windows
US5317715A (en) * 1987-12-15 1994-05-31 Advanced Micro Devices, Inc. Reduced instruction set computer system including apparatus and method for coupling a high performance RISC interface to a peripheral bus having different performance characteristics
US5025412A (en) * 1988-02-17 1991-06-18 Zilog, Inc. Universal bus interface
US5003463A (en) * 1988-06-30 1991-03-26 Wang Laboratories, Inc. Interface controller with first and second buffer storage area for receiving and transmitting data between I/O bus and high speed system bus
US5140679A (en) * 1988-09-14 1992-08-18 National Semiconductor Corporation Universal asynchronous receiver/transmitter
US5255374A (en) * 1992-01-02 1993-10-19 International Business Machines Corporation Bus interface logic for computer system having dual bus architecture
JP3357920B2 (ja) * 1991-07-03 2002-12-16 株式会社日立製作所 バス制御方式及びそのシステム
ATE192590T1 (de) * 1991-09-09 2000-05-15 Siemens Nixdorf Inf Syst Steuereinrichtung zur steuerung der datenübertragung zwischen einem von mehreren ein- /ausgabemodulen und dem arbeitsspeicher einer datenverarbeitungsanlage
JPH05128051A (ja) * 1991-10-31 1993-05-25 Nec Ic Microcomput Syst Ltd バス制御装置

Also Published As

Publication number Publication date
JP2565659B2 (ja) 1996-12-18
ATE188049T1 (de) 2000-01-15
EP0627688B1 (en) 1999-12-22
JPH06348646A (ja) 1994-12-22
DE69422221D1 (de) 2000-01-27
CN1064463C (zh) 2001-04-11
US5550989A (en) 1996-08-27
CN1118478A (zh) 1996-03-13
BR9402108A (pt) 1994-12-13
DE69422221T2 (de) 2000-06-08
KR970008191B1 (en) 1997-05-21
TW321743B (zh) 1997-12-01
EP0627688A1 (en) 1994-12-07

Similar Documents

Publication Publication Date Title
US5448703A (en) Method and apparatus for providing back-to-back data transfers in an information handling system having a multiplexed bus
CA2124029A1 (en) Method and apparatus for providing accurate and complete communications between different bus architectures in an information handling system
US5522050A (en) Bus-to-bus bridge for a multiple bus information handling system that optimizes data transfers between a system bus and a peripheral bus
US5568619A (en) Method and apparatus for configuring a bus-to-bus bridge
US5835738A (en) Address space architecture for multiple bus computer systems
JP2601979B2 (ja) データ転送制御装置及びコンピュータ・システムの動作方法
US5666515A (en) Information processing system having multiple modules and a memory on a bus, where any module can lock an addressable portion of the memory by sending retry signals to other modules that try to read at the locked address
US5919254A (en) Method and apparatus for switching between source-synchronous and common clock data transfer modes in a multiple processing system
US5664122A (en) Method and apparatus for sequencing buffers for fast transfer of data between buses
JPH06124261A (ja) コンピュータ・データ経路指定装置
JPH05108219A (ja) シリアルチヤネルアダプタ
US5838995A (en) System and method for high frequency operation of I/O bus
US6266723B1 (en) Method and system for optimizing of peripheral component interconnect PCI bus transfers
KR100291409B1 (ko) 컴퓨터 시스템내의 동일 버스상에 두 개의 부 디코드 에이전트를 지원하는 방법 및 장치
EP0764907A1 (en) Method and system for error recovery in a data processing system
KR100449721B1 (ko) 서로 다른 데이터 버스 폭을 갖는 장치들을 위한인터페이스 및 이를 이용한 데이터 전송방법
KR100266963B1 (ko) 전송되는 패킷을 오버래핑하여 인터페이스의 대기시간을 감소시키는 방법 및 장치
EP0184320B1 (en) Improved performance memory bus architecture
KR100487218B1 (ko) 칩 내장형 버스를 인터페이스하기 위한 장치 및 방법
KR970011888B1 (ko) 컴퓨터 시스템용 정보 처리 시스템 및 컴퓨터 시스템내의 데이타 전송 관리 방법
GB2290640A (en) Expanded I/O address space
JP3947223B2 (ja) 送信パケットを重ねることによりインタフェース上の待ち時間を短縮するための方法および装置
US6519555B1 (en) Apparatus and method of allowing PCI v1.0 devices to work in PCI v2.0 compliant system
US5768571A (en) System and method for altering the clock frequency to a logic controller controlling a logic device running at a fixed frequency slower than a computer system running the logic device
JP2004054527A (ja) データ転送制御装置およびデータ転送制御方法

Legal Events

Date Code Title Description
EEER Examination request
FZDE Discontinued