CA2066971A1 - Commande de debrouillage effectuee en modifiant d'une valeur differentielle un pointeur detecte - Google Patents

Commande de debrouillage effectuee en modifiant d'une valeur differentielle un pointeur detecte

Info

Publication number
CA2066971A1
CA2066971A1 CA2066971A CA2066971A CA2066971A1 CA 2066971 A1 CA2066971 A1 CA 2066971A1 CA 2066971 A CA2066971 A CA 2066971A CA 2066971 A CA2066971 A CA 2066971A CA 2066971 A1 CA2066971 A1 CA 2066971A1
Authority
CA
Canada
Prior art keywords
pointer
frame
destuffing
previous
differential value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2066971A
Other languages
English (en)
Other versions
CA2066971C (fr
Inventor
Hiroaki Kaneko
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of CA2066971A1 publication Critical patent/CA2066971A1/fr
Application granted granted Critical
Publication of CA2066971C publication Critical patent/CA2066971C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
CA002066971A 1991-04-25 1992-04-24 Commande de debrouillage effectuee en modifiant d'une valeur differentielle un pointeur detecte Expired - Fee Related CA2066971C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP3-122464 1991-04-25
JP12246491A JP3156273B2 (ja) 1991-04-25 1991-04-25 ポインタ処理回路

Publications (2)

Publication Number Publication Date
CA2066971A1 true CA2066971A1 (fr) 1992-10-26
CA2066971C CA2066971C (fr) 1997-02-25

Family

ID=14836506

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002066971A Expired - Fee Related CA2066971C (fr) 1991-04-25 1992-04-24 Commande de debrouillage effectuee en modifiant d'une valeur differentielle un pointeur detecte

Country Status (3)

Country Link
US (1) US5303242A (fr)
JP (1) JP3156273B2 (fr)
CA (1) CA2066971C (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3161911B2 (ja) * 1994-08-03 2001-04-25 富士通株式会社 回線切替方法及び回線切替装置
JP3078183B2 (ja) * 1994-09-26 2000-08-21 沖電気工業株式会社 データ受信装置
US5898897A (en) * 1996-10-18 1999-04-27 Samsung Electronics Company, Ltd. Bit stream signal feature detection in a signal processing system
JP7471265B2 (ja) 2021-09-22 2024-04-19 フクシマガリレイ株式会社 ショーケース

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4658152A (en) * 1985-12-04 1987-04-14 Bell Communications Research, Inc. Adaptive rate multiplexer-demultiplexer
CA1262173A (fr) * 1986-05-29 1989-10-03 James Angus Mceachern Synchronisation de signaux de donnees asynchrones
US4935921A (en) * 1986-09-30 1990-06-19 Nec Corporation Cross-connection network using time switch
JPH0712166B2 (ja) * 1988-12-05 1995-02-08 富士通株式会社 同期多重伝送装置

Also Published As

Publication number Publication date
JPH04326219A (ja) 1992-11-16
US5303242A (en) 1994-04-12
CA2066971C (fr) 1997-02-25
JP3156273B2 (ja) 2001-04-16

Similar Documents

Publication Publication Date Title
CA2036162A1 (fr) Synchronisation de signaux numeriques utilisant une seule memoire elastique
JPS57173230A (en) Phase synchronizing circuit
CA2175133A1 (fr) Boucle a asservissement de phase numerique
GB2271492A (en) Apparatus for and method of synchronizing a clock signal
EP0379384A3 (fr) Circuit d'ajustement de phase
CA2066971A1 (fr) Commande de debrouillage effectuee en modifiant d'une valeur differentielle un pointeur detecte
JPS6465931A (en) Method and apparatus for correcting error
CA2054247A1 (fr) Circuit de demodulation pour signaux modules en phase
EP0334239A3 (fr) Circuit pour l'obtention précise de l'information d'horloge d'un signal reçu
JPS5381222A (en) Digital signal transmitting system
JPS53136424A (en) Correlative processing system for picture signal
JPS5461406A (en) Pulse delivery system
CA2178847A1 (fr) Filtre de poursuite
CA2151682A1 (fr) Detecteur de signaux et dispositif de restitution de signaux d'horloge utilisant ce detecteur
GB1510400A (en) Regulation of the phase of a timing signal in a data transmission system
AU583921B2 (en) Circuit arrangements for recovering the clock rate of an isochronous binary signal
SU588647A1 (ru) Устройство дл синхронизации дискретной информации
JPS6085640A (ja) フレ−ム同期回路
JPS6464434A (en) Digital phase control circuit
SU1474852A1 (ru) Декодер
JPS56116335A (en) Phase synchronism detecting system
JPS54138975A (en) Position pulse correcting circuit
JPS647377A (en) Digital phase control circuit
JPS56122521A (en) Phase difference detecting circuit
AU7377481A (en) Phase corrected clock signal recovery circuit

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed