CA2054247A1 - Circuit de demodulation pour signaux modules en phase - Google Patents

Circuit de demodulation pour signaux modules en phase

Info

Publication number
CA2054247A1
CA2054247A1 CA2054247A CA2054247A CA2054247A1 CA 2054247 A1 CA2054247 A1 CA 2054247A1 CA 2054247 A CA2054247 A CA 2054247A CA 2054247 A CA2054247 A CA 2054247A CA 2054247 A1 CA2054247 A1 CA 2054247A1
Authority
CA
Canada
Prior art keywords
coherent detection
detection circuit
quasi
interpolation
digital output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2054247A
Other languages
English (en)
Other versions
CA2054247C (fr
Inventor
Osamu Ichiyoshi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of CA2054247A1 publication Critical patent/CA2054247A1/fr
Application granted granted Critical
Publication of CA2054247C publication Critical patent/CA2054247C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0016Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/002Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation
    • H04L7/0029Arrangements for synchronising receiver with transmitter correction of synchronization errors correction by interpolation interpolation of received data signal
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/099Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
    • H03L7/0994Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising an accumulator
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/18Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/22Demodulator circuits; Receiver circuits
    • H04L27/233Demodulator circuits; Receiver circuits using non-coherent demodulation
    • H04L27/2332Demodulator circuits; Receiver circuits using non-coherent demodulation using a non-coherent carrier
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/027Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit
    • H04L7/0278Band edge detection
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0024Carrier regulation at the receiver end
    • H04L2027/0026Correction of carrier offset
    • H04L2027/003Correction of carrier offset at baseband only
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/0014Carrier regulation
    • H04L2027/0044Control loops for carrier regulation
    • H04L2027/0046Open loops
    • H04L2027/0048Frequency multiplication

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
CA002054247A 1990-10-25 1991-10-25 Circuit de demodulation pour signaux modules en phase Expired - Fee Related CA2054247C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP285751/1990 1990-10-25
JP2285751A JP3060521B2 (ja) 1990-10-25 1990-10-25 復調回路

Publications (2)

Publication Number Publication Date
CA2054247A1 true CA2054247A1 (fr) 1992-04-26
CA2054247C CA2054247C (fr) 1996-05-21

Family

ID=17695579

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002054247A Expired - Fee Related CA2054247C (fr) 1990-10-25 1991-10-25 Circuit de demodulation pour signaux modules en phase

Country Status (6)

Country Link
US (1) US5173663A (fr)
EP (1) EP0486839B1 (fr)
JP (1) JP3060521B2 (fr)
AU (1) AU639874B2 (fr)
CA (1) CA2054247C (fr)
DE (1) DE69132309T2 (fr)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5588026A (en) * 1992-06-04 1996-12-24 Kokusai Denshin Denwa Co., Ltd. Method of compensating phase shift keying frequency offset
JP3003826B2 (ja) * 1992-12-11 2000-01-31 三菱電機株式会社 クロック再生回路
JPH0758551A (ja) * 1993-08-10 1995-03-03 Sony Corp 周波数復調回路
US5361036A (en) * 1993-08-12 1994-11-01 Rockwell International Corporation Complex digital demodulator employing Chebychev-approximation derived synthetic sinusoid generation
US5432819A (en) * 1994-03-09 1995-07-11 Martin Marietta Corporation DPSK communications with Doppler compensation
JPH07321862A (ja) * 1994-05-25 1995-12-08 Matsushita Electric Ind Co Ltd ディジタル変調波復調装置
US5793821A (en) * 1995-06-07 1998-08-11 3Com Corporation Timing Recovery using group delay compensation
JP3575883B2 (ja) * 1995-09-18 2004-10-13 三菱電機株式会社 ディジタル復調器
JPH11284677A (ja) * 1998-03-27 1999-10-15 Nec Corp 復調器とこれを用いたディジタル無線通信システム
DE102004061899A1 (de) * 2004-09-28 2006-03-30 Rohde & Schwarz Gmbh & Co. Kg Verfahren und Vorrichtung zur Taktsynchronisierung bei einem Offset-QPSK-modulierten Übertragungssignal
RU2735923C1 (ru) * 2019-12-11 2020-11-10 Роман Евгеньевич Стахно Когерентная радиолиния

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2552282B1 (fr) * 1983-09-21 1990-07-13 Veillard Jacques Procede et dispositif de demodulation coherente de porteuse a modulation numerique
US4539524A (en) * 1983-12-30 1985-09-03 Motorola, Inc. Method and coherent demodulators for MSK signal
CA1288878C (fr) * 1988-08-15 1991-09-10 John D. Mcnicol Extraction sans sequence de synchronisation initiale du signal d'horloge etde la porteuse faisant partie d'un signal amrt
US5090027A (en) * 1989-01-26 1992-02-18 Nec Corporation Coherent PSK demodulator with adaptive line enhancer

Also Published As

Publication number Publication date
AU639874B2 (en) 1993-08-05
CA2054247C (fr) 1996-05-21
JPH04160843A (ja) 1992-06-04
EP0486839A2 (fr) 1992-05-27
EP0486839A3 (en) 1993-03-03
DE69132309T2 (de) 2000-12-14
EP0486839B1 (fr) 2000-07-12
DE69132309D1 (de) 2000-08-17
JP3060521B2 (ja) 2000-07-10
AU8678091A (en) 1992-04-30
US5173663A (en) 1992-12-22

Similar Documents

Publication Publication Date Title
CA2110826A1 (fr) Circuit d'extraction de signaux d'horloge pour demodulateur
MY114450A (en) Timing recovery system for a digital signal processor
SE8503057D0 (sv) Datamottagare for upptecknad data
CA2054247A1 (fr) Circuit de demodulation pour signaux modules en phase
CA2220523A1 (fr) Detecteur de phase numerique dans lequel une ligne de temporisation a commande numerique est utilisee
CA2066037A1 (fr) Methode et dispositif de demodulation de signaux biphases utilisant une bouche a asservissement de phase numerique
US6985543B1 (en) Digital servo channel for recording apparatus
US5455813A (en) Digital signal reproducing apparatus
CA2036809A1 (fr) Circuit d'interpolation numerique
EP1191530A3 (fr) Appareil à disque optique
US20040032535A1 (en) Method of YC separation and YC separation filter
EP0833483A3 (fr) Dispositif comparateur de phase pour démodulateur utilisant une détection différentielle
EP0240232A3 (fr) Boucle d'asservissement de phase numérique
JPH0974364A (ja) Fm多重受信装置
KR920007452B1 (ko) 디지탈 fm 복조장치
CA2042797A1 (fr) Circuit de detection a retard pour signaux modules par deplacement de phase
JP3820295B2 (ja) Fm復調回路
IE840596L (en) Timing recovery circuit
JPS6477327A (en) Sample rate converting circuit
JP2513789B2 (ja) 信号処理プロセッサ
EP0191468A2 (fr) Dispositif pour engendrer un signal d'erreur de vitesse
JPH01238395A (ja) カラーテレビジョン信号復号化回路
JPS55149554A (en) Carrier reproducing circuit
CA2066971A1 (fr) Commande de debrouillage effectuee en modifiant d'une valeur differentielle un pointeur detecte
CA2056021A1 (fr) Circuit numerique de detection de signaux a modulation de phase en quadrature

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed