CA2066037A1 - Methode et dispositif de demodulation de signaux biphases utilisant une bouche a asservissement de phase numerique - Google Patents

Methode et dispositif de demodulation de signaux biphases utilisant une bouche a asservissement de phase numerique

Info

Publication number
CA2066037A1
CA2066037A1 CA2066037A CA2066037A CA2066037A1 CA 2066037 A1 CA2066037 A1 CA 2066037A1 CA 2066037 A CA2066037 A CA 2066037A CA 2066037 A CA2066037 A CA 2066037A CA 2066037 A1 CA2066037 A1 CA 2066037A1
Authority
CA
Canada
Prior art keywords
locked loop
biphase
digital phase
demodulating method
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2066037A
Other languages
English (en)
Other versions
CA2066037C (fr
Inventor
Michael Andrew Montgomery
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Schlumberger Technology Corp
Original Assignee
Michael Andrew Montgomery
Schlumberger Technology Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Michael Andrew Montgomery, Schlumberger Technology Corporation filed Critical Michael Andrew Montgomery
Publication of CA2066037A1 publication Critical patent/CA2066037A1/fr
Application granted granted Critical
Publication of CA2066037C publication Critical patent/CA2066037C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4904—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/10—Arrangements for initial synchronisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Manipulation Of Pulses (AREA)
  • Dc Digital Transmission (AREA)

Abstract

Procédé et appareil de démodulation de signaux codés biphasés. Une boucle à verrouillage de phase numérique produit un signal d'horloge en phase avec le signal d'horloge du signal d'entrée codé biphasé. Le signal d'horloge provenant de la boucle à verrouillage de phase sert ensuite à dériver le signal de données du signal d'entrée codé biphasé, d'une manière augmentant la tolérance au désalignement des bords.
CA002066037A 1989-09-19 1990-09-11 Methode et dispositif de demodulation de signaux biphases utilisant une bouche a asservissement de phase numerique Expired - Fee Related CA2066037C (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US07/409,618 US4992790A (en) 1989-09-19 1989-09-19 Digital phase-locked loop biphase demodulating method and apparatus
US409,618 1989-09-19
PCT/US1990/005116 WO1991004625A1 (fr) 1989-09-19 1990-09-11 Procede et appareil de demodulation biphasee de boucle a phase verrouillee numerique

Publications (2)

Publication Number Publication Date
CA2066037A1 true CA2066037A1 (fr) 1991-03-20
CA2066037C CA2066037C (fr) 2000-11-07

Family

ID=23621276

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002066037A Expired - Fee Related CA2066037C (fr) 1989-09-19 1990-09-11 Methode et dispositif de demodulation de signaux biphases utilisant une bouche a asservissement de phase numerique

Country Status (7)

Country Link
US (1) US4992790A (fr)
EP (1) EP0493501B1 (fr)
AU (1) AU6502690A (fr)
CA (1) CA2066037C (fr)
DE (1) DE69028709D1 (fr)
NO (1) NO303759B1 (fr)
WO (1) WO1991004625A1 (fr)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5127023A (en) * 1990-07-18 1992-06-30 The United States Of America As Represented By The Secretary Of The Navy Retiming decoder/encoder
JP3371913B2 (ja) * 1991-09-03 2003-01-27 ソニー株式会社 波形歪補正装置
US5172113A (en) * 1991-10-24 1992-12-15 Minnesota Mining And Manufacturing Company System and method for transmitting data in an optical traffic preemption system
DE4345059A1 (de) * 1993-12-31 1995-07-06 Nec Electronics Europ Gmbh Verfahren und Vorrichtung zum Dekodieren eines diphase-kodierten digitalen Signals
US5636248A (en) * 1994-10-04 1997-06-03 The United States Of America As Represented By The Secretary Of The Navy Method and system for regenerating amplitude and timing characteristics of an analog signal
US5889820A (en) * 1996-10-08 1999-03-30 Analog Devices, Inc. SPDIF-AES/EBU digital audio data recovery
DE69724631D1 (de) 1997-12-04 2003-10-09 St Microelectronics Srl Dekodierung eines biphasen modulierten Bitstroms und selbstsynchronisierender Frequenzteiler mit nicht-ganzzahligen Verhältnis
US6252518B1 (en) 1998-11-17 2001-06-26 Schlumberger Technology Corporation Communications systems in a well
US6816082B1 (en) 1998-11-17 2004-11-09 Schlumberger Technology Corporation Communications system having redundant channels
DE10007783A1 (de) * 2000-02-21 2001-08-23 Rohde & Schwarz Verfahren und Anordnung zur Daten- und Taktrückgewinnung bei einem biphase-codierten Datensignal
JP2005175827A (ja) * 2003-12-10 2005-06-30 Matsushita Electric Ind Co Ltd 通信装置
US7098833B2 (en) * 2004-06-04 2006-08-29 Texas Instruments Incorporated Tri-value decoder circuit and method
US7573399B2 (en) * 2005-06-01 2009-08-11 Global Traffic Technologies, Llc Multimode traffic priority/preemption vehicle arrangement
US7417560B2 (en) * 2005-06-01 2008-08-26 Global Traffic Technologies, Llc Multimode traffic priority/preemption intersection arrangement
US7333028B2 (en) * 2005-06-01 2008-02-19 Global Traffic Technologies, Llc Traffic preemption system communication method
US7307547B2 (en) * 2005-06-01 2007-12-11 Global Traffic Technologies, Llc Traffic preemption system signal validation method
US7515064B2 (en) * 2005-06-16 2009-04-07 Global Traffic Technologies, Llc Remote activation of a vehicle priority system
US7432826B2 (en) * 2005-06-16 2008-10-07 Global Traffic Technologies, Llc Traffic preemption system with headway management
US7873132B2 (en) * 2005-09-21 2011-01-18 Hewlett-Packard Development Company, L.P. Clock recovery
US7991080B2 (en) * 2006-07-20 2011-08-02 Broadcom Corporation RFID decoding subsystem with decode module
EP3379764B1 (fr) 2017-03-22 2019-07-17 Kabushiki Kaisha Toshiba Dispositif à semi-conducteur

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3836956A (en) * 1972-12-12 1974-09-17 Robertshaw Controls Co Method and apparatus for decoding biphase signals
US4146743A (en) * 1976-08-09 1979-03-27 Hewlett-Packard Company Adaptive sampling decoder-encoder apparatus and method
US4080572A (en) * 1976-11-24 1978-03-21 Westinghouse Electric Corporation Receiver and method for synchronizing and detecting coded waveforms
FR2377729A1 (fr) * 1977-01-14 1978-08-11 Thomson Csf Dispositif de decodage de signaux numeriques, et systeme comportant un tel dispositif
US4092491A (en) * 1977-04-04 1978-05-30 Bell Telephone Laboratories, Incorporated Differential encoding and decoding scheme for digital transmission systems
IT1126782B (it) * 1977-06-28 1986-05-21 Rai Radiotelevisione Italiana Metodo e dispositivo atto a ridurre la probabilita' di perdita di un carattere in una trasmissione numerica utilizzante la codifica bifase
US4146841A (en) * 1977-09-28 1979-03-27 Harris Corporation Technique for combatting jitter in multiple phase transmission system
US4167760A (en) * 1978-03-28 1979-09-11 Ampex Corporation Bi-phase decoder apparatus and method
US4313206A (en) * 1979-10-19 1982-01-26 Burroughs Corporation Clock derivation circuit for double frequency encoded serial digital data
US4320525A (en) * 1979-10-29 1982-03-16 Burroughs Corporation Self synchronizing clock derivation circuit for double frequency encoded digital data
US4361895A (en) * 1980-07-28 1982-11-30 Ontel Corporation Manchester decoder
US4592072B1 (en) * 1982-05-07 1994-02-15 Digital Equipment Corporation Decoder for self-clocking serial data communications
US4513427A (en) * 1982-08-30 1985-04-23 Xerox Corporation Data and clock recovery system for data communication controller
US4603322A (en) * 1982-09-27 1986-07-29 Cubic Corporation High-speed sequential serial Manchester decoder
US4562582A (en) * 1983-04-18 1985-12-31 Nippon Telegraph & Telephone Public Corporation Burst signal receiving apparatus
FR2605473A1 (fr) * 1986-10-15 1988-04-22 Hewlett Packard France Sa Procede et appareil de codage et de decodage d'informations binaires
US4881059A (en) * 1987-04-30 1989-11-14 American Telephone And Telegraph Company Manchester code receiver
US4868569A (en) * 1987-12-15 1989-09-19 Schlumberger Well Services Biphase digital look-ahead demodulating method and apparatus

Also Published As

Publication number Publication date
AU6502690A (en) 1991-04-18
CA2066037C (fr) 2000-11-07
NO921051L (no) 1992-03-19
DE69028709D1 (de) 1996-10-31
US4992790A (en) 1991-02-12
NO303759B1 (no) 1998-08-24
NO921051D0 (no) 1992-03-18
EP0493501B1 (fr) 1996-09-25
EP0493501A1 (fr) 1992-07-08
WO1991004625A1 (fr) 1991-04-04

Similar Documents

Publication Publication Date Title
CA2066037A1 (fr) Methode et dispositif de demodulation de signaux biphases utilisant une bouche a asservissement de phase numerique
EP0244122A3 (en) Clock recovery digital phase-locked loop
AU586198B2 (en) A method and an apparatus for the demodulation of high frequency modulated signals by means of digital filters and digital demodulators, and the application of the method in a remote control receiver
EP0218406A3 (fr) Circuit pour la génération d'une horloge d'échantillonnage
EP0398174A3 (fr) Procédé pour incorporer un échantillonneur à fenêtre pour un synchroniseur de données
EP0286329A3 (fr) Synchronisateur et détecteur de signal à boucle d'asservissement de phase
DE3461013D1 (en) Circuit recovering the carrier of a signal modulated by amplitude steps and phase steps
EP0321021A3 (fr) Verrouillage en phase de l'horloge boud pour un démodulateur de données
EP1191530A3 (fr) Appareil à disque optique
CA2038102A1 (fr) Arrangement de circuit a blocage de phase
EP0102662A3 (fr) Synchronisation simultanée de porteuse et d'horloge sans boucle d'accrochage de phase
DE3271199D1 (en) Circuit recovering the carrier of a signal amplitude and phase modulated by digital signals
EP0359573A3 (fr) Appareil pour l'extraction de données enregistrées sur un milieu d'enregistrement magnétique
AR242878A1 (es) Disposicion de circuito para derivar una senal de reloj auxiliar de datos a partir de la frecuencia y/o de la fase de reloj de una senal digital sincronica o plesiocronica.
ZA875209B (en) Data input circuit with digital phase locked loop
JPS54148412A (en) Reproduction system for timing information
EP0360691A3 (fr) Appareil de réception d'un signal numérique
EP0335346A3 (fr) Appareil d'enregistrement et de reproduction magnétique de signaux numériques, utilisant la modulation d'amplitude en quadrature
JPS5797251A (en) High speed phase lock system for digital phase locking circuit
EP0240232A3 (fr) Boucle d'asservissement de phase numérique
DE3478354D1 (en) Method and apparatus for generating phase locked digital clock signals
EP0218402A3 (fr) Circuit pour la correction de phase d'une horloge
AU7184796A (en) Phase-locked loop circuit for reproducing clock signals synchronized with transmitter in receiver
AU646375B2 (en) Phase locked loop for extracting clock pulses through wave differential method
EP0108702A3 (fr) Circuit pour la conversion série-parallèle de données

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed