CA1253926A - Self-checking, dual railed, leading edge synchronizer - Google Patents

Self-checking, dual railed, leading edge synchronizer

Info

Publication number
CA1253926A
CA1253926A CA000508763A CA508763A CA1253926A CA 1253926 A CA1253926 A CA 1253926A CA 000508763 A CA000508763 A CA 000508763A CA 508763 A CA508763 A CA 508763A CA 1253926 A CA1253926 A CA 1253926A
Authority
CA
Canada
Prior art keywords
pair
digital signals
output
leading edges
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000508763A
Other languages
English (en)
French (fr)
Inventor
Srikumar R. Chandran
Mark S. Walker
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tandem Computers Inc
Original Assignee
Tandem Computers Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tandem Computers Inc filed Critical Tandem Computers Inc
Application granted granted Critical
Publication of CA1253926A publication Critical patent/CA1253926A/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/151—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with two complementary outputs
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/0045—Correction by a latch cascade

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Nonlinear Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Hardware Redundancy (AREA)
  • Moving Of Heads (AREA)
  • Railway Tracks (AREA)
  • Machines For Laying And Maintaining Railways (AREA)
  • Synchronizing For Television (AREA)
  • Microwave Amplifiers (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Emergency Protection Circuit Devices (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Manipulation Of Pulses (AREA)
CA000508763A 1985-05-10 1986-05-09 Self-checking, dual railed, leading edge synchronizer Expired CA1253926A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/733,293 US4700346A (en) 1985-05-10 1985-05-10 Self-checking, dual railed, leading edge synchronizer
US733,293 1985-05-10

Publications (1)

Publication Number Publication Date
CA1253926A true CA1253926A (en) 1989-05-09

Family

ID=24947021

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000508763A Expired CA1253926A (en) 1985-05-10 1986-05-09 Self-checking, dual railed, leading edge synchronizer

Country Status (9)

Country Link
US (1) US4700346A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP (1) EP0202085B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS6231440A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
AT (1) ATE81427T1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
AU (1) AU566221B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CA (1) CA1253926A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE3686902T2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
MX (1) MX164336B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
NO (1) NO171617C (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU568977B2 (en) 1985-05-10 1988-01-14 Tandem Computers Inc. Dual processor error detection system
FR2608863B1 (fr) * 1986-12-19 1994-04-29 Nec Corp Circuit integre logique comportant des bascules electroniques d'entree et de sortie pour stabiliser les durees des impulsions
US4821295A (en) * 1987-11-30 1989-04-11 Tandem Computers Incorporated Two-stage synchronizer
US5117442A (en) * 1988-12-14 1992-05-26 National Semiconductor Corporation Methods and circuits for synchronizing signals in a modular redundant fault tolerant computer system
EP0379279A3 (en) * 1989-01-17 1991-09-11 Marconi Instruments Limited Data transmission synchroniser
US5128947A (en) * 1989-06-30 1992-07-07 Motorola, Inc. Self-checking memory cell array apparatus
US5032743A (en) * 1990-05-09 1991-07-16 National Semiconductor Corporation Skew clamp
US5384781A (en) * 1991-02-11 1995-01-24 Tektronix, Inc. Automatic skew calibration for multi-channel signal sources
US5260952A (en) * 1991-04-30 1993-11-09 Ibm Corporation Fault tolerant logic system
US6097775A (en) * 1998-02-17 2000-08-01 Lsi Logic Corporation Method and apparatus for synchronously transferring signals between clock domains
US6173351B1 (en) * 1998-06-15 2001-01-09 Sun Microsystems, Inc. Multi-processor system bridge
US6617901B1 (en) 2001-04-27 2003-09-09 Cypress Semiconductor Corp. Master/dual-slave D type flip-flop
US7506293B2 (en) * 2006-03-22 2009-03-17 Synopsys, Inc. Characterizing sequential cells using interdependent setup and hold times, and utilizing the sequential cell characterizations in static timing analysis
US11025240B2 (en) * 2016-12-14 2021-06-01 Mediatek Inc. Circuits for delay mismatch compensation and related methods
KR102617240B1 (ko) * 2017-02-28 2023-12-27 에스케이하이닉스 주식회사 반도체 장치

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE788129A (fr) * 1971-08-30 1973-02-28 Siemens Ag Element de memoire electronique pour installations de traitement de donnees digitales a haute fiabilite en particulier pourle service de securite ferroviaire
DE2938228C2 (de) * 1979-09-21 1982-02-25 Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt Verfahren und Schaltung zur Synchronisation
US4328583A (en) * 1980-09-08 1982-05-04 Rockwell International Corporation Data bus fault detector
US4342112A (en) * 1980-09-08 1982-07-27 Rockwell International Corporation Error checking circuit
JPS5854756A (ja) * 1981-09-28 1983-03-31 Hitachi Ltd 多重伝送システムの信号診断方法およびその診断装置
US4525635A (en) * 1982-12-15 1985-06-25 Rca Corporation Transient signal suppression circuit
US4551836A (en) * 1983-06-22 1985-11-05 Gte Automatic Electric Incorporated Cross-copy arrangement for synchronizing error detection clock signals in a duplex digital system
US4589066A (en) * 1984-05-31 1986-05-13 General Electric Company Fault tolerant, frame synchronization for multiple processor systems

Also Published As

Publication number Publication date
US4700346A (en) 1987-10-13
DE3686902D1 (de) 1992-11-12
EP0202085A3 (en) 1988-03-16
AU566221B2 (en) 1987-10-15
NO861862L (no) 1986-11-11
EP0202085B1 (en) 1992-10-07
AU5720386A (en) 1986-11-13
NO171617B (no) 1992-12-28
EP0202085A2 (en) 1986-11-20
JPS6231440A (ja) 1987-02-10
MX164336B (es) 1992-08-04
JPH04303B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1992-01-07
DE3686902T2 (de) 1993-02-18
ATE81427T1 (de) 1992-10-15
NO171617C (no) 1993-04-07

Similar Documents

Publication Publication Date Title
CA1253926A (en) Self-checking, dual railed, leading edge synchronizer
US4851710A (en) Metastable prevent circuit
US5117442A (en) Methods and circuits for synchronizing signals in a modular redundant fault tolerant computer system
US4696019A (en) Multi-channel clock synchronizer
US4920540A (en) Fault-tolerant digital timing apparatus and method
EP1262022B1 (en) Method and circuit for transmitting data between pseudo-synchronized channels
US4674036A (en) Duplex controller synchronization circuit for processors which utilizes an address input
US4835728A (en) Deterministic clock control apparatus for a data processing system
JPS63288537A (ja) 通信装置
US5381416A (en) Detection of skew fault in a multiple clock system
CA1267224A (en) Apparatus and method for detecting time-related faults
US4580243A (en) Circuit for duplex synchronization of asynchronous signals
EP0319186B1 (en) Synchronization failure detection
US20060023820A1 (en) Controller for clock synchronizer
US7194650B2 (en) System and method for synchronizing multiple synchronizer controllers
US6195769B1 (en) Failsafe asynchronous data transfer corruption indicator
JPH11512898A (ja) クロック選択器システム
CA1211223A (en) Cross-copy arrangement for synchronizing error detection clock signals in a duplex digital system
US4835773A (en) Duplicated equipment
JP2588290B2 (ja) データ入出力システム
KR940001511B1 (ko) 맨체스터 코드 수신시 제어 프레임 감지회로
KR960012470B1 (ko) 프로그램 가능한 타임아웃 타이머
JP2619939B2 (ja) 同期パターン検出回路
KR19980078230A (ko) 데이터 지연을 이용한 셀 동기 장치
JPH0392016A (ja) パリティ回路

Legal Events

Date Code Title Description
MKEX Expiry