CA1149950A - Single polycrystalline silicon memory cell - Google Patents

Single polycrystalline silicon memory cell

Info

Publication number
CA1149950A
CA1149950A CA000373152A CA373152A CA1149950A CA 1149950 A CA1149950 A CA 1149950A CA 000373152 A CA000373152 A CA 000373152A CA 373152 A CA373152 A CA 373152A CA 1149950 A CA1149950 A CA 1149950A
Authority
CA
Canada
Prior art keywords
layer
wafer
memory cell
region
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA000373152A
Other languages
English (en)
French (fr)
Inventor
Rahul Sud
Kim C. Hardee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Inmos Corp
Original Assignee
Inmos Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inmos Corp filed Critical Inmos Corp
Application granted granted Critical
Publication of CA1149950A publication Critical patent/CA1149950A/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B10/00—Static random access memory [SRAM] devices
    • H10B10/15—Static random access memory [SRAM] devices comprising a resistor load element
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D88/00—Three-dimensional [3D] integrated devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Semiconductor Memories (AREA)
  • Static Random-Access Memory (AREA)
  • Semiconductor Integrated Circuits (AREA)
CA000373152A 1980-06-30 1981-03-17 Single polycrystalline silicon memory cell Expired CA1149950A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/164,285 US4471374A (en) 1980-06-30 1980-06-30 Single polycrystalline silicon memory cell
US164,285 1980-06-30

Publications (1)

Publication Number Publication Date
CA1149950A true CA1149950A (en) 1983-07-12

Family

ID=22593804

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000373152A Expired CA1149950A (en) 1980-06-30 1981-03-17 Single polycrystalline silicon memory cell

Country Status (5)

Country Link
US (1) US4471374A (en, 2012)
EP (1) EP0043244B1 (en, 2012)
JP (1) JPS5773968A (en, 2012)
CA (1) CA1149950A (en, 2012)
DE (2) DE3175339D1 (en, 2012)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3380548D1 (en) * 1982-03-03 1989-10-12 Fujitsu Ltd A semiconductor memory device
US4554644A (en) * 1982-06-21 1985-11-19 Fairchild Camera & Instrument Corporation Static RAM cell
JPS59155165A (ja) * 1983-02-23 1984-09-04 Toshiba Corp 半導体記憶装置
JPS604253A (ja) * 1983-06-23 1985-01-10 Nec Corp 半導体集積回路メモリ
DE3330026A1 (de) * 1983-08-19 1985-02-28 Siemens AG, 1000 Berlin und 8000 München Integrierte rs-flipflop-schaltung
DE3330013A1 (de) * 1983-08-19 1985-02-28 Siemens AG, 1000 Berlin und 8000 München Statische speicherzelle
US4847732A (en) * 1983-09-15 1989-07-11 Mosaic Systems, Inc. Wafer and method of making same
JP2673424B2 (ja) * 1984-02-21 1997-11-05 エンバィアロンメンタル・リサーチ・インスティテュート・オブ・ミシガン 集積回路用サブストレート
US5202751A (en) * 1984-03-30 1993-04-13 Kabushiki Kaisha Toshiba Semiconductor integrated circuit
JPS60206161A (ja) * 1984-03-30 1985-10-17 Toshiba Corp 半導体集積回路
JPH0652782B2 (ja) * 1984-08-31 1994-07-06 株式会社日立製作所 半導体集積回路装置
KR940002772B1 (ko) * 1984-08-31 1994-04-02 가부시기가이샤 히다찌세이사꾸쇼 반도체 집적회로 장치 및 그 제조방법
EP0231271A1 (en) * 1985-07-29 1987-08-12 AT&T Corp. Three-level interconnection scheme for integrated circuits
JPH0746702B2 (ja) * 1986-08-01 1995-05-17 株式会社日立製作所 半導体記憶装置
GB8700347D0 (en) * 1987-01-08 1987-02-11 Inmos Ltd Memory cell
US4920388A (en) * 1987-02-17 1990-04-24 Siliconix Incorporated Power transistor with integrated gate resistor
JPH061822B2 (ja) * 1989-05-24 1994-01-05 株式会社日立製作所 半導体集積回路装置の製法
US5838044A (en) 1995-12-12 1998-11-17 Advanced Micro Devices Integrated circuit having improved polysilicon resistor structures

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4110776A (en) * 1976-09-27 1978-08-29 Texas Instruments Incorporated Semiconductor integrated circuit with implanted resistor element in polycrystalline silicon layer
US4208781A (en) * 1976-09-27 1980-06-24 Texas Instruments Incorporated Semiconductor integrated circuit with implanted resistor element in polycrystalline silicon layer
US4125854A (en) * 1976-12-02 1978-11-14 Mostek Corporation Symmetrical cell layout for static RAM
US4240097A (en) * 1977-05-31 1980-12-16 Texas Instruments Incorporated Field-effect transistor structure in multilevel polycrystalline silicon
JPS5828744B2 (ja) * 1977-05-31 1983-06-17 テキサス インスツルメンツ インコ−ポレイテツド シリコンゲ−ト型集積回路デバイスおよびその製造方法
US4246593A (en) * 1979-01-02 1981-01-20 Texas Instruments Incorporated High density static memory cell with polysilicon resistors
US4280271A (en) * 1979-10-11 1981-07-28 Texas Instruments Incorporated Three level interconnect process for manufacture of integrated circuit devices
US4322824A (en) * 1979-11-13 1982-03-30 Texas Instruments Incorporated Static random access memory with merged bit lines

Also Published As

Publication number Publication date
EP0043244A3 (en) 1983-07-20
JPS5773968A (en) 1982-05-08
DE3175339D1 (en) 1986-10-23
DE43244T1 (de) 1986-02-27
EP0043244A2 (en) 1982-01-06
JPH031837B2 (en, 2012) 1991-01-11
EP0043244B1 (en) 1986-09-17
US4471374A (en) 1984-09-11

Similar Documents

Publication Publication Date Title
CA1149950A (en) Single polycrystalline silicon memory cell
US5998276A (en) Methods of making a SRAM cell employing substantially vertically elongated pull-up resistors and methods of making resistor constructions
EP0460833B1 (en) Method of fabricating a field effect device with polycrystaline silicon channel
US4370798A (en) Interlevel insulator for integrated circuit with implanted resistor element in second-level polycrystalline silicon
US4881114A (en) Selectively formable vertical diode circuit element
US4876220A (en) Method of making programmable low impedance interconnect diode element
US4603341A (en) Stacked double dense read only memory
US5204279A (en) Method of making SRAM cell and structure with polycrystalline p-channel load devices
US4894801A (en) Stacked MOS transistor flip-flop memory cell
US5877059A (en) Method for forming an integrated circuit resistor comprising amorphous silicon
US6188112B1 (en) High impedance load for integrated circuit devices
US4291328A (en) Interlevel insulator for integrated circuit with implanted resistor element in second-level polycrystalline silicon
US4780751A (en) Semiconductor integrated circuit device
US5107322A (en) Wiring or conductor interconnect for a semiconductor device or the like
US5369046A (en) Method for forming a gate array base cell
KR0136530B1 (ko) 반도체장치 및 그 제조방법
US4910576A (en) Memory cell
US5770892A (en) Field effect device with polycrystalline silicon channel
US5323045A (en) Semiconductor SRAM with low resistance power line
US4486944A (en) Method of making single poly memory cell
US6417545B1 (en) Semiconductor device
KR100211769B1 (ko) 내부배선을 위한 반도체 장치 및 그 제조방법
EP0517408B1 (en) Sram cell and structure with polycrystalline p-channel load devices
US5574298A (en) Substrate contact for gate array base cell and method of forming same
KR950009897B1 (ko) 스태틱 ram셀

Legal Events

Date Code Title Description
MKEX Expiry