CA1127315A - Digital signal processing system with overlap processings - Google Patents
Digital signal processing system with overlap processingsInfo
- Publication number
- CA1127315A CA1127315A CA336,734A CA336734A CA1127315A CA 1127315 A CA1127315 A CA 1127315A CA 336734 A CA336734 A CA 336734A CA 1127315 A CA1127315 A CA 1127315A
- Authority
- CA
- Canada
- Prior art keywords
- data
- program
- ram
- rom
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
- G06F7/5443—Sum of products
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Data Mining & Analysis (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Computational Mathematics (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Databases & Information Systems (AREA)
- Software Systems (AREA)
- Algebra (AREA)
- Computing Systems (AREA)
- Complex Calculations (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13222478A JPS6053333B2 (ja) | 1978-10-27 | 1978-10-27 | マイクロプログラム制御デ−タ処理装置 |
JP132224/78 | 1978-10-27 | ||
JP133438/78 | 1978-10-30 | ||
JP53133438A JPS5824808B2 (ja) | 1978-10-30 | 1978-10-30 | マイクロプログラム制御デ−タ処理装置の初期起動処理方式 |
JP53133878A JPS5847054B2 (ja) | 1978-10-31 | 1978-10-31 | デジタル信号処理用デ−タ処理装置 |
JP133878/78 | 1978-10-31 |
Publications (1)
Publication Number | Publication Date |
---|---|
CA1127315A true CA1127315A (en) | 1982-07-06 |
Family
ID=27316458
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA336,734A Expired CA1127315A (en) | 1978-10-27 | 1979-10-01 | Digital signal processing system with overlap processings |
Country Status (8)
Country | Link |
---|---|
AU (1) | AU513819B2 (sv) |
CA (1) | CA1127315A (sv) |
DE (1) | DE2943384A1 (sv) |
ES (1) | ES485422A1 (sv) |
FR (1) | FR2440029B1 (sv) |
GB (1) | GB2033624B (sv) |
NL (1) | NL7907455A (sv) |
SE (1) | SE452072B (sv) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5858653A (ja) * | 1981-10-02 | 1983-04-07 | Hitachi Ltd | デ−タ処理装置 |
JPH0770961B2 (ja) * | 1988-08-12 | 1995-07-31 | 日本電気株式会社 | マイクロコンピュータ |
JP3005987B2 (ja) * | 1989-02-28 | 2000-02-07 | ソニー株式会社 | デジタル信号処理装置 |
JP2592979B2 (ja) | 1990-04-25 | 1997-03-19 | 株式会社東芝 | 信号処理用集積回路装置 |
EP0525214B1 (de) * | 1991-06-28 | 1995-04-26 | Siemens Aktiengesellschaft | Verfahren zum Betreiben eines Automatisierungsgeräts |
-
1979
- 1979-10-01 CA CA336,734A patent/CA1127315A/en not_active Expired
- 1979-10-01 GB GB7933900A patent/GB2033624B/en not_active Expired
- 1979-10-09 NL NL7907455A patent/NL7907455A/nl not_active Application Discontinuation
- 1979-10-09 SE SE7908354A patent/SE452072B/sv not_active IP Right Cessation
- 1979-10-25 AU AU52176/79A patent/AU513819B2/en not_active Ceased
- 1979-10-26 FR FR7926687A patent/FR2440029B1/fr not_active Expired
- 1979-10-26 DE DE19792943384 patent/DE2943384A1/de not_active Ceased
- 1979-10-26 ES ES485422A patent/ES485422A1/es not_active Expired
Also Published As
Publication number | Publication date |
---|---|
SE452072B (sv) | 1987-11-09 |
AU513819B2 (en) | 1981-01-08 |
FR2440029B1 (fr) | 1987-02-20 |
SE7908354L (sv) | 1980-04-28 |
DE2943384A1 (de) | 1980-04-30 |
ES485422A1 (es) | 1980-05-16 |
NL7907455A (nl) | 1980-04-29 |
FR2440029A1 (fr) | 1980-05-23 |
GB2033624A (en) | 1980-05-21 |
GB2033624B (en) | 1983-02-16 |
AU5217679A (en) | 1980-05-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3101560B2 (ja) | プロセッサ | |
CA1139000A (en) | Decentralized generation of clock control signals | |
US5790877A (en) | Method for controlling a processor for power-saving in a computer for executing a program, compiler medium and processor system | |
US4040028A (en) | Data processing system comprising input/output processors | |
US4096566A (en) | Modular signal processor having a hierarchical structure | |
CN1246771C (zh) | 用于具有二元数字信号处理指令的指令集结构的方法和装置 | |
CA1127315A (en) | Digital signal processing system with overlap processings | |
JPS6230651B2 (sv) | ||
CN102075917A (zh) | 通信装置 | |
JP2003005958A (ja) | データ処理装置およびその制御方法 | |
US4757444A (en) | Vector processor capable of performing iterative processing | |
JPS5921056B2 (ja) | ジユンカンテキニケタイドウスル デ−タシヨリホウホウ オヨビ ソウチ | |
JPS6312231U (sv) | ||
US5390306A (en) | Pipeline processing system and microprocessor using the system | |
JPH04503720A (ja) | デジタル信号処理装置のフレキシブル制御装置及び方法 | |
Note et al. | Definition and assignment of complex data-paths suited for high throughput applications. | |
US5752061A (en) | Arrangement of data processing system having plural arithmetic logic circuits | |
US6360328B1 (en) | Plural sampling frequency signal processing by performing designated routines during sub-multiple time slots of each period | |
US5765013A (en) | Digital signal processor | |
JPS62145435A (ja) | コンカレント処理命令を有するマイクロプロセツサ | |
EP0547230A1 (en) | Apparatus for sum-of-product operation | |
JPH0667875A (ja) | 時分割の信号プロセッサ | |
Zepter et al. | Generating synchronous timed descriptions of digital receivers from dynamic data flow system level configuration | |
JP3580134B2 (ja) | デジタル信号処理装置 | |
Yang et al. | Experiences of parallel processing with direct cover algorithms for multiple-valued logic minimization |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MKEX | Expiry | ||
MKEX | Expiry |
Effective date: 19990706 |