ES485422A1 - Perfeccionamientos en sistemas de tratamiento de senales di-gitales - Google Patents

Perfeccionamientos en sistemas de tratamiento de senales di-gitales

Info

Publication number
ES485422A1
ES485422A1 ES485422A ES485422A ES485422A1 ES 485422 A1 ES485422 A1 ES 485422A1 ES 485422 A ES485422 A ES 485422A ES 485422 A ES485422 A ES 485422A ES 485422 A1 ES485422 A1 ES 485422A1
Authority
ES
Spain
Prior art keywords
cycle
time slot
signal processing
processing system
digital signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES485422A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP13222478A external-priority patent/JPS6053333B2/ja
Priority claimed from JP53133438A external-priority patent/JPS5824808B2/ja
Priority claimed from JP53133878A external-priority patent/JPS5847054B2/ja
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of ES485422A1 publication Critical patent/ES485422A1/es
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Data Mining & Analysis (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Computational Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Databases & Information Systems (AREA)
  • Software Systems (AREA)
  • Algebra (AREA)
  • Computing Systems (AREA)
  • Complex Calculations (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

Perfeccionamientos en sistemas de tratamiento de señales digitales, del tipo que ejecuten la misma función aritmética de una forma repetida, que comprende: una unidad aritmética para el tratamiento de cada una de las funciones aritméticas; un descodificador de instrucciones que controla a la unidad aritmética; un selector de datos de entrada/salida para elegir uno de los datos de entrada y salida que se proporciona a la unidad aritmética y de la unidad aritmética; un dispositivo de almacenamiento (RAM) para almacenar diversos datos que se han de alimentar a la unidad aritmética; un almacén o memoria de control (RAM) para almacenar datos que comprenden códigos de instrucciones que se han de alimentar al codificador de instrucciones; y un contador de programa para ejecutar un acceso por incrementos a la memoria de control (ROM).
ES485422A 1978-10-27 1979-10-26 Perfeccionamientos en sistemas de tratamiento de senales di-gitales Expired ES485422A1 (es)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP13222478A JPS6053333B2 (ja) 1978-10-27 1978-10-27 マイクロプログラム制御デ−タ処理装置
JP53133438A JPS5824808B2 (ja) 1978-10-30 1978-10-30 マイクロプログラム制御デ−タ処理装置の初期起動処理方式
JP53133878A JPS5847054B2 (ja) 1978-10-31 1978-10-31 デジタル信号処理用デ−タ処理装置

Publications (1)

Publication Number Publication Date
ES485422A1 true ES485422A1 (es) 1980-05-16

Family

ID=27316458

Family Applications (1)

Application Number Title Priority Date Filing Date
ES485422A Expired ES485422A1 (es) 1978-10-27 1979-10-26 Perfeccionamientos en sistemas de tratamiento de senales di-gitales

Country Status (8)

Country Link
AU (1) AU513819B2 (es)
CA (1) CA1127315A (es)
DE (1) DE2943384A1 (es)
ES (1) ES485422A1 (es)
FR (1) FR2440029B1 (es)
GB (1) GB2033624B (es)
NL (1) NL7907455A (es)
SE (1) SE452072B (es)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5858653A (ja) * 1981-10-02 1983-04-07 Hitachi Ltd デ−タ処理装置
JPH0770961B2 (ja) * 1988-08-12 1995-07-31 日本電気株式会社 マイクロコンピュータ
JP3005987B2 (ja) * 1989-02-28 2000-02-07 ソニー株式会社 デジタル信号処理装置
JP2592979B2 (ja) 1990-04-25 1997-03-19 株式会社東芝 信号処理用集積回路装置
EP0525214B1 (de) * 1991-06-28 1995-04-26 Siemens Aktiengesellschaft Verfahren zum Betreiben eines Automatisierungsgeräts

Also Published As

Publication number Publication date
SE452072B (sv) 1987-11-09
AU513819B2 (en) 1981-01-08
FR2440029B1 (fr) 1987-02-20
SE7908354L (sv) 1980-04-28
DE2943384A1 (de) 1980-04-30
NL7907455A (nl) 1980-04-29
FR2440029A1 (fr) 1980-05-23
GB2033624A (en) 1980-05-21
GB2033624B (en) 1983-02-16
CA1127315A (en) 1982-07-06
AU5217679A (en) 1980-05-22

Similar Documents

Publication Publication Date Title
GB2013008B (en) Data processing system using a separate input/output processor
GB1557672A (en) Input output data processing system
BR7702823A (pt) Conjunto de processamento de dados com operacao de entrada/saida aperfeicoada
JPS5391640A (en) Computer output data process intensifying system
CA1033845A (en) Data processing system comprising input/output processors
JPS5696317A (en) Input*output data processor
ES485422A1 (es) Perfeccionamientos en sistemas de tratamiento de senales di-gitales
EP0326182A3 (en) High speed digital signal processor for signed digit numbers
JPS55103656A (en) Information processing system
JPS52130542A (en) Microinstruction output control system
JPS5317234A (en) Plural data input output device
GB1114594A (en) Improvements in or relating to electronic data conversion systems
SU1383346A1 (ru) Логарифмический преобразователь
JPS56114441A (en) Counting circuit
JPS5765047A (en) Split phase type data generating system
JPS52128028A (en) Universal timing control method of data processing unit
JPS5725064A (en) Each time zone data editing system
JPS5783806A (en) Address designating circuit for memory
JPS5299029A (en) Input/output interface control system
JPS56162145A (en) Data arranging circuit
JPS5387134A (en) Information processing unit
JPS53118950A (en) Data processing control unit
JPS5335342A (en) Information memory system
JPS5682927A (en) Method and device for inputting and outputting data
JPS5389635A (en) Computer interface circuit

Legal Events

Date Code Title Description
FD1A Patent lapsed

Effective date: 19970401