CA1087746A - Methode et appareil de communication inter bus dans un ensemble de traitement de l'information a bus multiples - Google Patents

Methode et appareil de communication inter bus dans un ensemble de traitement de l'information a bus multiples

Info

Publication number
CA1087746A
CA1087746A CA271,929A CA271929A CA1087746A CA 1087746 A CA1087746 A CA 1087746A CA 271929 A CA271929 A CA 271929A CA 1087746 A CA1087746 A CA 1087746A
Authority
CA
Canada
Prior art keywords
bus
subsystem
port
destination
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA271,929A
Other languages
English (en)
Inventor
Jack R. Duke
Philip W. Brooks
Robert R. Elzer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NCR Voyix Corp
Original Assignee
NCR Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NCR Corp filed Critical NCR Corp
Application granted granted Critical
Publication of CA1087746A publication Critical patent/CA1087746A/fr
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Small-Scale Networks (AREA)
CA271,929A 1976-04-29 1977-02-16 Methode et appareil de communication inter bus dans un ensemble de traitement de l'information a bus multiples Expired CA1087746A (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US68167376A 1976-04-29 1976-04-29
US681,673 1976-04-29

Publications (1)

Publication Number Publication Date
CA1087746A true CA1087746A (fr) 1980-10-14

Family

ID=24736262

Family Applications (1)

Application Number Title Priority Date Filing Date
CA271,929A Expired CA1087746A (fr) 1976-04-29 1977-02-16 Methode et appareil de communication inter bus dans un ensemble de traitement de l'information a bus multiples

Country Status (5)

Country Link
JP (1) JPS52141532A (fr)
CA (1) CA1087746A (fr)
DE (1) DE2719282C3 (fr)
FR (1) FR2366630A1 (fr)
GB (1) GB1538023A (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2062912B (en) * 1979-09-29 1983-09-14 Plessey Co Ltd Data processing system including internal register addressing arrangements
NL8500571A (nl) * 1985-03-01 1986-10-01 Hollandse Signaalapparaten Bv Locaal data-communicatienetwerk volgens het multiple-bus-systeem.
JP2782683B2 (ja) * 1989-10-19 1998-08-06 三菱電機株式会社 Ｌａｎにおける通信方法およびノード装置

Also Published As

Publication number Publication date
GB1538023A (en) 1979-01-10
DE2719282B2 (de) 1979-05-10
FR2366630A1 (fr) 1978-04-28
JPS52141532A (en) 1977-11-25
DE2719282A1 (de) 1977-11-10
DE2719282C3 (de) 1980-01-10
FR2366630B1 (fr) 1981-10-16

Similar Documents

Publication Publication Date Title
US4961140A (en) Apparatus and method for extending a parallel synchronous data and message bus
US4038644A (en) Destination selection apparatus for a bus oriented computer system
US4486750A (en) Data transfer system
CA1178712A (fr) Circuit d'amorcage de lampe au sodium haute pression
USRE44342E1 (en) Bus architecture employing varying width uni-directional command bus
US4128883A (en) Shared busy means in a common bus environment
US5416909A (en) Input/output controller circuit using a single transceiver to serve multiple input/output ports and method therefor
JPH025665A (ja) アダプタ
JP2000013414A (ja) 装置内監視制御システム
EP0780774B1 (fr) Architecture de bus d'adresse logique pour systèmes multiprocesseurs
JPS63275241A (ja) 制御リンク
CA1087746A (fr) Methode et appareil de communication inter bus dans un ensemble de traitement de l'information a bus multiples
EP0288648A1 (fr) Commutateur de bus pour adaptateurs pour améliorer la disponibilité d'une unité de commande
GB1595471A (en) Computer system
JPS6242306B2 (fr)
US4494186A (en) Automatic data steering and data formatting mechanism
KR920010977B1 (ko) 개선된 성능의 메모리 버스 아키텍쳐(memory bus architecture)
EP0158774B1 (fr) Système de traitement de données comprenant un dispositif de vérification de mémoire
WO1982001607A1 (fr) Structure de bus de communication de donnees
JP2710777B2 (ja) 中間制御装置のテスト回路
CA1145434A (fr) Dispositif logique de traduction entre systemes
JPS60106247A (ja) 送受信回路の診断方式
JPS6132162A (ja) 情報転送の競合防止回路
JPS593775B2 (ja) バス要求処理装置
JPH087442Y2 (ja) プログラマブルコントローラの入出力装置

Legal Events

Date Code Title Description
MKEX Expiry