CA1057413A - Integrated circuit device including both n-channel and p-channel insulated gate field effect transistors - Google Patents

Integrated circuit device including both n-channel and p-channel insulated gate field effect transistors

Info

Publication number
CA1057413A
CA1057413A CA253,457A CA253457A CA1057413A CA 1057413 A CA1057413 A CA 1057413A CA 253457 A CA253457 A CA 253457A CA 1057413 A CA1057413 A CA 1057413A
Authority
CA
Canada
Prior art keywords
frame
region
type
conductivity
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA253,457A
Other languages
English (en)
French (fr)
Inventor
Andrew G.F. Dingwall
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
RCA Corp
Original Assignee
RCA Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by RCA Corp filed Critical RCA Corp
Application granted granted Critical
Publication of CA1057413A publication Critical patent/CA1057413A/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85—Complementary IGFETs, e.g. CMOS
    • H10D84/858—Complementary IGFETs, e.g. CMOS comprising a P-type well but not an N-type well
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D99/00—Subject matter not provided for in other groups of this subclass

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Bipolar Transistors (AREA)
  • Element Separation (AREA)
CA253,457A 1975-06-11 1976-05-27 Integrated circuit device including both n-channel and p-channel insulated gate field effect transistors Expired CA1057413A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US58587475A 1975-06-11 1975-06-11

Publications (1)

Publication Number Publication Date
CA1057413A true CA1057413A (en) 1979-06-26

Family

ID=24343323

Family Applications (1)

Application Number Title Priority Date Filing Date
CA253,457A Expired CA1057413A (en) 1975-06-11 1976-05-27 Integrated circuit device including both n-channel and p-channel insulated gate field effect transistors

Country Status (15)

Country Link
JP (1) JPS5234677A (en, 2012)
AU (1) AU497683B2 (en, 2012)
BE (1) BE842774A (en, 2012)
BR (1) BR7603615A (en, 2012)
CA (1) CA1057413A (en, 2012)
CH (1) CH620049A5 (en, 2012)
DE (1) DE2625576A1 (en, 2012)
FR (1) FR2314583A1 (en, 2012)
GB (1) GB1526503A (en, 2012)
HU (1) HU175524B (en, 2012)
IN (1) IN144541B (en, 2012)
IT (1) IT1079501B (en, 2012)
NL (1) NL7606272A (en, 2012)
SE (1) SE416599B (en, 2012)
YU (1) YU139376A (en, 2012)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4081896A (en) * 1977-04-11 1978-04-04 Rca Corporation Method of making a substrate contact for an integrated circuit
CA1188821A (en) * 1982-09-03 1985-06-11 Patrick W. Clarke Power mosfet integrated circuit
US4860080A (en) * 1987-03-31 1989-08-22 General Electric Company Isolation for transistor devices having a pilot structure
JPH02168666A (ja) * 1988-09-29 1990-06-28 Mitsubishi Electric Corp 相補型半導体装置とその製造方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL6904543A (en, 2012) * 1969-03-25 1970-09-29
US3660735A (en) * 1969-09-10 1972-05-02 Sprague Electric Co Complementary metal insulator silicon transistor pairs
US3608189A (en) * 1970-01-07 1971-09-28 Gen Electric Method of making complementary field-effect transistors by single step diffusion
US3868721A (en) * 1970-11-02 1975-02-25 Motorola Inc Diffusion guarded metal-oxide-silicon field effect transistors
FR2129827B1 (en, 2012) * 1971-03-15 1976-09-03 Gen Electric
US3712995A (en) * 1972-03-27 1973-01-23 Rca Corp Input transient protection for complementary insulated gate field effect transistor integrated circuit device
JPS5535869B2 (en, 2012) * 1972-05-15 1980-09-17
JPS4921080A (en, 2012) * 1972-06-15 1974-02-25

Also Published As

Publication number Publication date
BE842774A (nl) 1976-10-01
YU139376A (en) 1983-04-27
FR2314583B1 (en, 2012) 1982-09-17
DE2625576A1 (de) 1976-12-30
AU497683B2 (en) 1978-12-21
SE416599B (sv) 1981-01-19
GB1526503A (en) 1978-09-27
BR7603615A (pt) 1977-02-01
SE7606368L (sv) 1976-12-12
HU175524B (hu) 1980-08-28
IT1079501B (it) 1985-05-13
FR2314583A1 (fr) 1977-01-07
JPS574105B2 (en, 2012) 1982-01-25
NL7606272A (nl) 1976-12-14
AU1467576A (en) 1977-12-15
IN144541B (en, 2012) 1978-05-13
CH620049A5 (en) 1980-10-31
JPS5234677A (en) 1977-03-16

Similar Documents

Publication Publication Date Title
US4435895A (en) Process for forming complementary integrated circuit devices
US5972741A (en) Method of manufacturing semiconductor device
USRE31079E (en) Method for manufacturing complementary insulated gate field effect transistors
US4282648A (en) CMOS process
US4240093A (en) Integrated circuit device including both N-channel and P-channel insulated gate field effect transistors
US4385947A (en) Method for fabricating CMOS in P substrate with single guard ring using local oxidation
US4135955A (en) Process for fabricating high voltage cmos with self-aligned guard rings utilizing selective diffusion and local oxidation
US5970338A (en) Method of producing an EEPROM semiconductor structure
US4277881A (en) Process for fabrication of high density VLSI circuits, having self-aligned gates and contacts for FET devices and conducting lines
US4455737A (en) Process for and structure of high density VLSI circuits, having self-aligned gates and contacts for FET devices and conducting lines
US3996655A (en) Processes of forming insulated gate field effect transistors with channel lengths of one micron in integrated circuits with component isolated and product
US4506437A (en) Process for and structure of high density VLSI circuits, having self-aligned gates and contacts for FET devices and conducting lines
JPH0691201B2 (ja) Ｃｍｏｓ半導体装置の製造方法
US4406049A (en) Very high density cells comprising a ROM and method of manufacturing same
EP0545082B1 (en) Process for manufacturing MOS-type integrated circuits comprising LOCOS isolation regions
US3747200A (en) Integrated circuit fabrication method
US6656803B2 (en) Radiation hardened semiconductor memory
US4229756A (en) Ultra high speed complementary MOS device
EP0135243B1 (en) A method of producing a semiconductor structure on a substrate and a semiconductor device manufactured thereby
US4784966A (en) Self-aligned NPN bipolar transistor built in a double polysilicon CMOS technology
US4477962A (en) Process for and structure of high density VLSI circuits, having self-aligned gates and contacts for FET devices and conducting lines
US5031019A (en) Method for manufacturing a semiconductor device having isolated islands and its resulting structure
JPH10214907A (ja) 半導体装置およびその製造方法
US5005066A (en) Self-aligned NPN bipolar transistor built in a double polysilicon CMOS technology
US4550490A (en) Monolithic integrated circuit