BR9813653A - Sistema para ordenação de instruções de carga e armazenamento que realiza uma execução de multilinha fora de ordem - Google Patents
Sistema para ordenação de instruções de carga e armazenamento que realiza uma execução de multilinha fora de ordemInfo
- Publication number
- BR9813653A BR9813653A BR9813653-4A BR9813653A BR9813653A BR 9813653 A BR9813653 A BR 9813653A BR 9813653 A BR9813653 A BR 9813653A BR 9813653 A BR9813653 A BR 9813653A
- Authority
- BR
- Brazil
- Prior art keywords
- loading
- inserts
- storage instructions
- ordering
- instructions
- Prior art date
Links
- 239000000872 buffer Substances 0.000 abstract 5
- 230000001419 dependent effect Effects 0.000 abstract 2
- 238000001514 detection method Methods 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3824—Operand accessing
- G06F9/3834—Maintaining memory consistency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3851—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multimedia (AREA)
- Advance Control (AREA)
Abstract
Patente de Invenção: <B>"SISTEMA PARA ORDENAçãO DE INSTRUçõES DE CARGA E ARMAZENAMENTO QUE REALIZA UMA EXECUçãO DE MULTILINHA FORA DE ORDEM"<D>. Em uma modalidade da invenção, um processador inclui um buffer de ordem de memória (MOB) (178), incluindo buffers de carga (182) e buffers de armazenamento (184), onde o MOB ordena instruções de carga e de armazenamento, de modo a manter uma coerência de dados entre as instruções de carga e de armazenamento em inserções diferentes, onde pelo menos uma das inserções é dependente de pelo menos uma outra das inserções. Em uma outra modalidade da invenção, um processador inclui um processamento por encadeamento de execução para executar concorrentemente pelo menos porções das inserções, onde pelo menos uma das inserções é dependente de pelo menos uma outra das inserções, o processamento por encadeamento de execução incluindo um buffer de ordem de memória que ordena instruções de carga e de armazenamento. O processador também inclui um circuito de deteçção para detectar erros de especulação associados a instruções de carga em um buffer de carga.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/991,734 US6463522B1 (en) | 1997-12-16 | 1997-12-16 | Memory system for ordering load and store instructions in a processor that performs multithread execution |
PCT/US1998/026409 WO1999031594A1 (en) | 1997-12-16 | 1998-12-11 | System for ordering load and store instructions that performs out-of-order multithread execution |
Publications (1)
Publication Number | Publication Date |
---|---|
BR9813653A true BR9813653A (pt) | 2000-12-12 |
Family
ID=25537506
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BR9813653-4A BR9813653A (pt) | 1997-12-16 | 1998-12-11 | Sistema para ordenação de instruções de carga e armazenamento que realiza uma execução de multilinha fora de ordem |
Country Status (9)
Country | Link |
---|---|
US (2) | US6463522B1 (pt) |
EP (1) | EP1040423A4 (pt) |
JP (1) | JP3957456B2 (pt) |
KR (1) | KR100388952B1 (pt) |
CN (1) | CN100392622C (pt) |
AU (1) | AU1911199A (pt) |
BR (1) | BR9813653A (pt) |
TW (1) | TW425528B (pt) |
WO (1) | WO1999031594A1 (pt) |
Families Citing this family (67)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6665792B1 (en) * | 1996-11-13 | 2003-12-16 | Intel Corporation | Interface to a memory system for a processor having a replay system |
US6463522B1 (en) * | 1997-12-16 | 2002-10-08 | Intel Corporation | Memory system for ordering load and store instructions in a processor that performs multithread execution |
US6772324B2 (en) | 1997-12-17 | 2004-08-03 | Intel Corporation | Processor having multiple program counters and trace buffers outside an execution pipeline |
US6430649B1 (en) * | 1999-06-07 | 2002-08-06 | Sun Microsystems, Inc. | Method and apparatus for enforcing memory reference dependencies through a load store unit |
US6591342B1 (en) | 1999-12-14 | 2003-07-08 | Intel Corporation | Memory disambiguation for large instruction windows |
US6708269B1 (en) * | 1999-12-30 | 2004-03-16 | Intel Corporation | Method and apparatus for multi-mode fencing in a microprocessor system |
US6484254B1 (en) * | 1999-12-30 | 2002-11-19 | Intel Corporation | Method, apparatus, and system for maintaining processor ordering by checking load addresses of unretired load instructions against snooping store addresses |
US6609247B1 (en) * | 2000-02-18 | 2003-08-19 | Hewlett-Packard Development Company | Method and apparatus for re-creating the trace of an emulated instruction set when executed on hardware native to a different instruction set field |
US6915395B1 (en) * | 2000-05-03 | 2005-07-05 | Sun Microsystems, Inc. | Active address content addressable memory |
US6950927B1 (en) * | 2001-04-13 | 2005-09-27 | The United States Of America As Represented By The Secretary Of The Navy | System and method for instruction-level parallelism in a programmable multiple network processor environment |
US7752423B2 (en) * | 2001-06-28 | 2010-07-06 | Intel Corporation | Avoiding execution of instructions in a second processor by committing results obtained from speculative execution of the instructions in a first processor |
US7159216B2 (en) * | 2001-11-07 | 2007-01-02 | International Business Machines Corporation | Method and apparatus for dispatching tasks in a non-uniform memory access (NUMA) computer system |
US20030126409A1 (en) * | 2001-12-28 | 2003-07-03 | Toni Juan | Store sets poison propagation |
US7181596B2 (en) * | 2002-02-12 | 2007-02-20 | Ip-First, Llc | Apparatus and method for extending a microprocessor instruction set |
US7529912B2 (en) | 2002-02-12 | 2009-05-05 | Via Technologies, Inc. | Apparatus and method for instruction-level specification of floating point format |
US7328328B2 (en) | 2002-02-19 | 2008-02-05 | Ip-First, Llc | Non-temporal memory reference control mechanism |
US7546446B2 (en) | 2002-03-08 | 2009-06-09 | Ip-First, Llc | Selective interrupt suppression |
US7395412B2 (en) | 2002-03-08 | 2008-07-01 | Ip-First, Llc | Apparatus and method for extending data modes in a microprocessor |
US7302551B2 (en) * | 2002-04-02 | 2007-11-27 | Ip-First, Llc | Suppression of store checking |
US7380103B2 (en) | 2002-04-02 | 2008-05-27 | Ip-First, Llc | Apparatus and method for selective control of results write back |
US7373483B2 (en) | 2002-04-02 | 2008-05-13 | Ip-First, Llc | Mechanism for extending the number of registers in a microprocessor |
US7380109B2 (en) | 2002-04-15 | 2008-05-27 | Ip-First, Llc | Apparatus and method for providing extended address modes in an existing instruction set for a microprocessor |
US7984268B2 (en) * | 2002-10-08 | 2011-07-19 | Netlogic Microsystems, Inc. | Advanced processor scheduling in a multithreaded system |
US20050060517A1 (en) * | 2003-09-12 | 2005-03-17 | Morrow Michael W. | Switching processor threads during long latencies |
US7360203B2 (en) | 2004-02-06 | 2008-04-15 | Infineon Technologies North America Corp. | Program tracing in a multithreaded processor |
US7263599B2 (en) * | 2004-02-06 | 2007-08-28 | Infineon Technologies | Thread ID in a multithreaded processor |
US7529914B2 (en) * | 2004-06-30 | 2009-05-05 | Intel Corporation | Method and apparatus for speculative execution of uncontended lock instructions |
US20060026371A1 (en) * | 2004-07-30 | 2006-02-02 | Chrysos George Z | Method and apparatus for implementing memory order models with order vectors |
US7296120B2 (en) * | 2004-11-18 | 2007-11-13 | International Business Machines Corporation | Mechanism that provides efficient multi-word load atomicity |
US20060129764A1 (en) * | 2004-12-09 | 2006-06-15 | International Business Machines Corporation | Methods and apparatus for storing a command |
US7627804B2 (en) * | 2006-06-30 | 2009-12-01 | Intel Corporation | Memory device with speculative commands to memory core |
US8046656B2 (en) * | 2006-10-31 | 2011-10-25 | Hewlett-Packard Development Company, L.P. | Rendering and correcting data |
US7590826B2 (en) * | 2006-11-06 | 2009-09-15 | Arm Limited | Speculative data value usage |
US7917698B2 (en) * | 2007-10-26 | 2011-03-29 | Oracle America, Inc. | Method and apparatus for tracking load-marks and store-marks on cache lines |
US7882325B2 (en) * | 2007-12-21 | 2011-02-01 | Intel Corporation | Method and apparatus for a double width load using a single width load port |
US8122308B2 (en) * | 2008-06-25 | 2012-02-21 | Intel Corporation | Securely clearing an error indicator |
US8392891B2 (en) * | 2008-06-26 | 2013-03-05 | Microsoft Corporation | Technique for finding relaxed memory model vulnerabilities |
CN101847094A (zh) * | 2009-05-29 | 2010-09-29 | 威盛电子股份有限公司 | 非循序执行的微处理器及其操作方法 |
US20100306509A1 (en) * | 2009-05-29 | 2010-12-02 | Via Technologies, Inc. | Out-of-order execution microprocessor with reduced store collision load replay reduction |
US20110004718A1 (en) | 2009-07-02 | 2011-01-06 | Ross John Stenfort | System, method, and computer program product for ordering a plurality of write commands associated with a storage device |
US8332618B2 (en) * | 2009-08-07 | 2012-12-11 | Via Technologies, Inc. | Out-of-order X86 microprocessor with fast shift-by-zero handling |
KR101640848B1 (ko) * | 2009-12-28 | 2016-07-29 | 삼성전자주식회사 | 멀티코어 시스템 상에서 단위 작업을 할당하는 방법 및 그 장치 |
CN101799771B (zh) * | 2010-04-09 | 2012-12-12 | 上海华为技术有限公司 | 一种线程切换的矢量现场切换方法和装置 |
KR20120017294A (ko) | 2010-08-18 | 2012-02-28 | 삼성전자주식회사 | 어플리케이션을 효율적으로 처리하는 스케쥴링 시스템 및 스케쥴링 방법 |
KR101825585B1 (ko) * | 2012-06-15 | 2018-02-05 | 인텔 코포레이션 | 명확화 없는 비순차 load store 큐를 갖는 재정렬된 투기적 명령어 시퀀스들 |
TWI646422B (zh) * | 2012-06-15 | 2019-01-01 | 英特爾股份有限公司 | 在處理器中之免消歧義失序載入/儲存佇列方法、微處理器、和非暫態性電腦可讀取儲存媒體 |
US9535695B2 (en) * | 2013-01-25 | 2017-01-03 | Apple Inc. | Completing load and store instructions in a weakly-ordered memory model |
US9830224B2 (en) * | 2013-03-15 | 2017-11-28 | Nvidia Corporation | Selective fault stalling for a GPU memory pipeline in a unified virtual memory system |
US10467010B2 (en) * | 2013-03-15 | 2019-11-05 | Intel Corporation | Method and apparatus for nearest potential store tagging |
WO2015027403A1 (en) * | 2013-08-28 | 2015-03-05 | Hewlett-Packard Development Company, L.P. | Testing multi-threaded applications |
US10180841B2 (en) | 2014-12-22 | 2019-01-15 | Centipede Semi Ltd. | Early termination of segment monitoring in run-time code parallelization |
US9348595B1 (en) | 2014-12-22 | 2016-05-24 | Centipede Semi Ltd. | Run-time code parallelization with continuous monitoring of repetitive instruction sequences |
US9135015B1 (en) | 2014-12-25 | 2015-09-15 | Centipede Semi Ltd. | Run-time code parallelization with monitoring of repetitive instruction sequences during branch mis-prediction |
US9208066B1 (en) | 2015-03-04 | 2015-12-08 | Centipede Semi Ltd. | Run-time code parallelization with approximate monitoring of instruction sequences |
US10296350B2 (en) | 2015-03-31 | 2019-05-21 | Centipede Semi Ltd. | Parallelized execution of instruction sequences |
US10296346B2 (en) | 2015-03-31 | 2019-05-21 | Centipede Semi Ltd. | Parallelized execution of instruction sequences based on pre-monitoring |
US9715390B2 (en) | 2015-04-19 | 2017-07-25 | Centipede Semi Ltd. | Run-time parallelization of code execution based on an approximate register-access specification |
US20170010972A1 (en) * | 2015-07-09 | 2017-01-12 | Centipede Semi Ltd. | Processor with efficient processing of recurring load instructions |
US10185561B2 (en) | 2015-07-09 | 2019-01-22 | Centipede Semi Ltd. | Processor with efficient memory access |
US20180157492A1 (en) * | 2016-12-01 | 2018-06-07 | Centipede Semi Ltd. | Memory access control for parallelized processing |
GB2572968B (en) * | 2018-04-17 | 2020-09-02 | Advanced Risc Mach Ltd | Tracking speculative data caching |
US11113065B2 (en) | 2019-04-03 | 2021-09-07 | Advanced Micro Devices, Inc. | Speculative instruction wakeup to tolerate draining delay of memory ordering violation check buffers |
US11507379B2 (en) | 2019-05-31 | 2022-11-22 | Marvell Asia Pte, Ltd. | Managing load and store instructions for memory barrier handling |
CN110825343B (zh) * | 2019-11-05 | 2021-12-03 | 中电科思仪科技股份有限公司 | 一种快速数据筛选方法及系统 |
CN111857825A (zh) * | 2020-07-20 | 2020-10-30 | 北京百度网讯科技有限公司 | 指令执行方法、装置、电子设备和计算机可读存储介质 |
CN112415301B (zh) * | 2020-10-27 | 2022-07-15 | 成都飞机工业(集团)有限责任公司 | 一种电子产品测试过程结构化描述方法 |
CN114489792B (zh) * | 2021-03-25 | 2022-10-11 | 沐曦集成电路(上海)有限公司 | 处理器装置及其指令执行方法 |
Family Cites Families (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5153848A (en) | 1988-06-17 | 1992-10-06 | Bipolar Integrated Technology, Inc. | Floating point processor with internal free-running clock |
US5134693A (en) | 1989-01-18 | 1992-07-28 | Intel Corporation | System for handling occurrence of exceptions during execution of microinstructions while running floating point and non-floating point instructions in parallel |
US5142634A (en) | 1989-02-03 | 1992-08-25 | Digital Equipment Corporation | Branch prediction |
US5309561A (en) | 1990-09-28 | 1994-05-03 | Tandem Computers Incorporated | Synchronous processor unit with interconnected, separately clocked processor sections which are automatically synchronized for data transfer operations |
US5524250A (en) | 1991-08-23 | 1996-06-04 | Silicon Graphics, Inc. | Central processing unit for processing a plurality of threads using dedicated general purpose registers and masque register for providing access to the registers |
US5546593A (en) | 1992-05-18 | 1996-08-13 | Matsushita Electric Industrial Co., Ltd. | Multistream instruction processor able to reduce interlocks by having a wait state for an instruction stream |
US5313634A (en) | 1992-07-28 | 1994-05-17 | International Business Machines Corporation | Computer system branch prediction of subroutine returns |
US5420990A (en) * | 1993-06-17 | 1995-05-30 | Digital Equipment Corporation | Mechanism for enforcing the correct order of instruction execution |
US5748937A (en) | 1993-08-26 | 1998-05-05 | Intel Corporation | Computer system that maintains processor ordering consistency by snooping an external bus for conflicts during out of order execution of memory access instructions |
US5548776A (en) | 1993-09-30 | 1996-08-20 | Intel Corporation | N-wide bypass for data dependencies within register alias table |
US5680565A (en) | 1993-12-30 | 1997-10-21 | Intel Corporation | Method and apparatus for performing page table walks in a microprocessor capable of processing speculative instructions |
US5588126A (en) | 1993-12-30 | 1996-12-24 | Intel Corporation | Methods and apparatus for fordwarding buffered store data on an out-of-order execution computer system |
US5826109A (en) | 1994-01-04 | 1998-10-20 | Intel Corporation | Method and apparatus for performing multiple load operations to the same memory location in a computer system |
US5724536A (en) | 1994-01-04 | 1998-03-03 | Intel Corporation | Method and apparatus for blocking execution of and storing load operations during their execution |
US5664137A (en) | 1994-01-04 | 1997-09-02 | Intel Corporation | Method and apparatus for executing and dispatching store operations in a computer system |
US5420991A (en) | 1994-01-04 | 1995-05-30 | Intel Corporation | Apparatus and method for maintaining processing consistency in a computer system having multiple processors |
US5694574A (en) * | 1994-01-04 | 1997-12-02 | Intel Corporation | Method and apparatus for performing load operations in a computer system |
US5564028A (en) * | 1994-01-11 | 1996-10-08 | Texas Instruments Incorporated | Pipelined data processing including instruction trace |
US5671444A (en) | 1994-02-28 | 1997-09-23 | Intel Corporaiton | Methods and apparatus for caching data in a non-blocking manner using a plurality of fill buffers |
US5586278A (en) | 1994-03-01 | 1996-12-17 | Intel Corporation | Method and apparatus for state recovery following branch misprediction in an out-of-order microprocessor |
JP3547482B2 (ja) * | 1994-04-15 | 2004-07-28 | 株式会社日立製作所 | 情報処理装置 |
US5613083A (en) * | 1994-09-30 | 1997-03-18 | Intel Corporation | Translation lookaside buffer that is non-blocking in response to a miss for use within a microprocessor capable of processing speculative instructions |
US5802272A (en) * | 1994-12-19 | 1998-09-01 | Digital Equipment Corporation | Method and apparatus for tracing unpredictable execution flows in a trace buffer of a high-speed computer system |
US5724565A (en) | 1995-02-03 | 1998-03-03 | International Business Machines Corporation | Method and system for processing first and second sets of instructions by first and second types of processing systems |
US5812811A (en) * | 1995-02-03 | 1998-09-22 | International Business Machines Corporation | Executing speculative parallel instructions threads with forking and inter-thread communication |
US5832260A (en) * | 1995-12-29 | 1998-11-03 | Intel Corporation | Processor microarchitecture for efficient processing of instructions in a program including a conditional program flow control instruction |
US5778210A (en) * | 1996-01-11 | 1998-07-07 | Intel Corporation | Method and apparatus for recovering the state of a speculatively scheduled operation in a processor which cannot be executed at the speculated time |
US5754818A (en) | 1996-03-22 | 1998-05-19 | Sun Microsystems, Inc. | Architecture and method for sharing TLB entries through process IDS |
US5933627A (en) * | 1996-07-01 | 1999-08-03 | Sun Microsystems | Thread switch on blocked load or store using instruction thread field |
US5691639A (en) * | 1996-08-28 | 1997-11-25 | Honeywell Inc. | Proximity sensor circuit with frequency changing capability |
JP3139392B2 (ja) * | 1996-10-11 | 2001-02-26 | 日本電気株式会社 | 並列処理システム |
US5961639A (en) * | 1996-12-16 | 1999-10-05 | International Business Machines Corporation | Processor and method for dynamically inserting auxiliary instructions within an instruction stream during execution |
US5887166A (en) * | 1996-12-16 | 1999-03-23 | International Business Machines Corporation | Method and system for constructing a program including a navigation instruction |
US5913925A (en) * | 1996-12-16 | 1999-06-22 | International Business Machines Corporation | Method and system for constructing a program including out-of-order threads and processor and method for executing threads out-of-order |
US5999727A (en) * | 1997-06-25 | 1999-12-07 | Sun Microsystems, Inc. | Method for restraining over-eager load boosting using a dependency color indicator stored in cache with both the load and store instructions |
US5881280A (en) * | 1997-07-25 | 1999-03-09 | Hewlett-Packard Company | Method and system for selecting instructions for re-execution for in-line exception recovery in a speculative execution processor |
US6463522B1 (en) * | 1997-12-16 | 2002-10-08 | Intel Corporation | Memory system for ordering load and store instructions in a processor that performs multithread execution |
US6240509B1 (en) * | 1997-12-16 | 2001-05-29 | Intel Corporation | Out-of-pipeline trace buffer for holding instructions that may be re-executed following misspeculation |
US6182210B1 (en) * | 1997-12-16 | 2001-01-30 | Intel Corporation | Processor having multiple program counters and trace buffers outside an execution pipeline |
-
1997
- 1997-12-16 US US08/991,734 patent/US6463522B1/en not_active Expired - Lifetime
-
1998
- 1998-12-11 BR BR9813653-4A patent/BR9813653A/pt not_active Application Discontinuation
- 1998-12-11 WO PCT/US1998/026409 patent/WO1999031594A1/en active IP Right Grant
- 1998-12-11 EP EP98963874A patent/EP1040423A4/en not_active Withdrawn
- 1998-12-11 CN CNB98813652XA patent/CN100392622C/zh not_active Expired - Fee Related
- 1998-12-11 AU AU19111/99A patent/AU1911199A/en not_active Abandoned
- 1998-12-11 KR KR10-2000-7006659A patent/KR100388952B1/ko not_active IP Right Cessation
- 1998-12-11 JP JP2000539422A patent/JP3957456B2/ja not_active Expired - Fee Related
- 1998-12-16 TW TW087120949A patent/TW425528B/zh not_active IP Right Cessation
-
2002
- 2002-08-01 US US10/211,892 patent/US20020194457A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
JP3957456B2 (ja) | 2007-08-15 |
EP1040423A1 (en) | 2000-10-04 |
CN100392622C (zh) | 2008-06-04 |
AU1911199A (en) | 1999-07-05 |
KR20010024751A (ko) | 2001-03-26 |
WO1999031594A1 (en) | 1999-06-24 |
US6463522B1 (en) | 2002-10-08 |
CN1285064A (zh) | 2001-02-21 |
TW425528B (en) | 2001-03-11 |
KR100388952B1 (ko) | 2003-06-25 |
JP2002508568A (ja) | 2002-03-19 |
EP1040423A4 (en) | 2002-07-17 |
US20020194457A1 (en) | 2002-12-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BR9813653A (pt) | Sistema para ordenação de instruções de carga e armazenamento que realiza uma execução de multilinha fora de ordem | |
US9311085B2 (en) | Compiler assisted low power and high performance load handling based on load types | |
WO2000070469A3 (en) | Store to load forwarding using a dependency link file | |
BR0315624A (pt) | Sistema de processamento em computador personalizável robusto | |
WO1998021684A3 (en) | Processor having replay architecture | |
SE9101325L (sv) | Foerfarande foer att oeka databehandlingshastigheten i datasystem | |
KR920001332A (ko) | 고성능 프로세서의 브랜치 예상 동작 방법 및 장치 | |
DK59487D0 (da) | Lager for en databehandlingsenhed | |
EP0302999A3 (en) | Out-of-sequence operand fetches | |
AU5394590A (en) | Method and apparatus for detecting and correcting errors in a pipelined computer system | |
BR9814290A (pt) | Acumulador de traços fora de fontes deinformações para reprodução de instrução apósespeculação defeituosa | |
ES2165375T3 (es) | Envio de instrucciones a multiples unidades de ejecucion. | |
US7035986B2 (en) | System and method for simultaneous access of the same line in cache storage | |
KR930008641A (ko) | 인터럽트 재시행 시도 감소 장치 | |
KR970049498A (ko) | 논 캐셔블 반복 연산 명령을 갖는 중앙 처리 장치 | |
DE69903630D1 (de) | Mehrprozessorsystembrücke | |
KR920001323A (ko) | 브랜치를 제거하여 컴퓨터 성능을 개선하는 프로세서 동작방법 | |
MY115760A (en) | Method and system for preventing unauthorized access to a computer program | |
KR900015003A (ko) | 데이타 프로세서 | |
BR9803768A (pt) | Interface de gerenciador de linguagem | |
SE9704606D0 (sv) | Metod vid processor, samt processor anpassad att verka enligt metoden | |
KR930006553A (ko) | 디지탈 컴퓨터 시스템 | |
EP0324952A3 (en) | Branching circuit for a pipelined processor | |
BR0316453A (pt) | Dispositivo de fixação de cartão em um aparelho de processamento de cartão | |
EA200000546A1 (ru) | Компьютерная система |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
B07A | Application suspended after technical examination (opinion) [chapter 7.1 patent gazette] | ||
B09B | Patent application refused [chapter 9.2 patent gazette] |
Free format text: INDEFIRO O PEDIDO DE ACORDO COM O ART 8O COMBINADO COM O ART. 13 DA LPI |
|
B15K | Others concerning applications: alteration of classification |
Free format text: ALTERADA A CLASSIFICACAO DE G06F 12/10 PARA INT.CL.2010.01 G06F 9/38 Ipc: G06F 9/38 (2010.01) |
|
B09B | Patent application refused [chapter 9.2 patent gazette] |
Free format text: MANTIDO O INDEFERIMENTO UMA VEZ QUE NAO FOI APRESENTADO RECURSO DENTRO DO PRAZO LEGAL. |