BR9509071A - Sistema de atribuição de barramento para processadores de dsp - Google Patents

Sistema de atribuição de barramento para processadores de dsp

Info

Publication number
BR9509071A
BR9509071A BR9509071A BR9509071A BR9509071A BR 9509071 A BR9509071 A BR 9509071A BR 9509071 A BR9509071 A BR 9509071A BR 9509071 A BR9509071 A BR 9509071A BR 9509071 A BR9509071 A BR 9509071A
Authority
BR
Brazil
Prior art keywords
bus
dsp processors
assignment system
bus assignment
processors
Prior art date
Application number
BR9509071A
Other languages
English (en)
Portuguese (pt)
Inventor
David John Spreadbury
Clive Russell Irving
Original Assignee
Ionica Int Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ionica Int Ltd filed Critical Ionica Int Ltd
Publication of BR9509071A publication Critical patent/BR9509071A/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Microcomputers (AREA)
  • Bus Control (AREA)
  • Surgical Instruments (AREA)
  • Information Transfer Systems (AREA)
  • Orthopedics, Nursing, And Contraception (AREA)
  • Chemical Or Physical Treatment Of Fibers (AREA)
  • Electrical Discharge Machining, Electrochemical Machining, And Combined Machining (AREA)
  • Electrophonic Musical Instruments (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
BR9509071A 1994-09-16 1995-09-08 Sistema de atribuição de barramento para processadores de dsp BR9509071A (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB9418753A GB9418753D0 (en) 1994-09-16 1994-09-16 Process circuitry
PCT/GB1995/002130 WO1996008774A1 (en) 1994-09-16 1995-09-08 Bus assignment system for dsp processors

Publications (1)

Publication Number Publication Date
BR9509071A true BR9509071A (pt) 1997-12-23

Family

ID=10761486

Family Applications (1)

Application Number Title Priority Date Filing Date
BR9509071A BR9509071A (pt) 1994-09-16 1995-09-08 Sistema de atribuição de barramento para processadores de dsp

Country Status (14)

Country Link
EP (1) EP0781433B1 (enExample)
JP (1) JPH10505925A (enExample)
AT (1) ATE174139T1 (enExample)
AU (1) AU3477695A (enExample)
BR (1) BR9509071A (enExample)
DE (1) DE69506427T2 (enExample)
ES (1) ES2127554T3 (enExample)
FI (1) FI971093A0 (enExample)
GB (1) GB9418753D0 (enExample)
IL (1) IL115147A (enExample)
IN (1) IN184524B (enExample)
MX (1) MX9701974A (enExample)
WO (1) WO1996008774A1 (enExample)
ZA (1) ZA957740B (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2263951C2 (ru) * 2004-02-02 2005-11-10 Огородник Дмитрий Викторович Способ обработки цифровых данных в запоминающем устройстве и запоминающее устройство для осуществления способа
JP5130754B2 (ja) * 2007-03-15 2013-01-30 富士通セミコンダクター株式会社 半導体集積回路及びメモリシステム

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4837736A (en) * 1987-05-01 1989-06-06 Digital Equipment Corporation Backplane bus with default control
CA2021826A1 (en) * 1989-10-23 1991-04-24 Darryl Edmond Judice Delay logic for preventing cpu lockout from bus ownership
SE9203016L (sv) * 1992-10-14 1994-04-15 Ericsson Telefon Ab L M Signalbehandlingssystem med delat dataminne
EP0654743A1 (en) * 1993-11-19 1995-05-24 International Business Machines Corporation Computer system having a DSP local bus

Also Published As

Publication number Publication date
IL115147A0 (en) 1995-12-31
DE69506427D1 (de) 1999-01-14
FI971093L (fi) 1997-03-14
DE69506427T2 (de) 1999-08-05
FI971093A7 (fi) 1997-03-14
ATE174139T1 (de) 1998-12-15
FI971093A0 (fi) 1997-03-14
JPH10505925A (ja) 1998-06-09
AU3477695A (en) 1996-03-29
ZA957740B (en) 1996-05-06
EP0781433B1 (en) 1998-12-02
WO1996008774A1 (en) 1996-03-21
IN184524B (enExample) 2000-09-02
IL115147A (en) 1999-09-22
GB9418753D0 (en) 1994-11-02
MX9701974A (es) 1998-02-28
EP0781433A1 (en) 1997-07-02
ES2127554T3 (es) 1999-04-16

Similar Documents

Publication Publication Date Title
DE69202366D1 (de) Aktives Schwingungsstellsystem.
DE3875938D1 (de) Kuehlungsregelsystem fuer maschinenraum.
DE69635331D1 (de) Steuersystem für Leistungswandlersystem
DE3780032D1 (de) Proportionales ventilsteuerungsgeraet fuer hydraulische systeme.
DE3481093D1 (de) Verteiltes bussteuerungssystem.
NL189582C (nl) Servobesturingsstelsel.
NL7901813A (nl) Witbalansregelstelsel.
NO901277L (no) Roerskjoet for ventilasjonsanlegg.
DE3780673D1 (de) Kontrollsystem fuer flockungsmittelzugabe.
DE59201828D1 (de) Hydraulikaggregat für hydraulische steuer- oder regelvorrichtungen.
DE69620278D1 (de) Steuerungssystem für Prozessor
DE3765564D1 (de) Motorsteuerungssystem.
DE68917647D1 (de) Multiprozessorsteuerungssystem.
BR9509071A (pt) Sistema de atribuição de barramento para processadores de dsp
DE3586925D1 (de) Netzsteuerungssystem fuer mehrere prozessormodule.
EP0164418A4 (en) SYSTEM CONTROLLED BY THE MICROPROGRAM.
DE3787789D1 (de) Fliessbandsteuerungssystem.
HK1001143A (en) Bus assignment system for dsp processors
BR8306449A (pt) Instalacao de comando hidrostatica,especialmente instalacao de direcao
NO167180C (no) Tidsdelt, multiplekset adresse- og styresystem.
SE9703495L (sv) Anordning för storlekskontroll av bagage
JPS5694433A (en) Decentralized data base control system
JPS53101238A (en) Operation control system for memory device
DE3483715D1 (de) Eichgeraet fuer systeme, so als ad-wandler.
DE69021478D1 (de) Speicher-Steuersystem.

Legal Events

Date Code Title Description
FB34 Technical and formal requirements: requirement - article 34 of industrial property law
FA14 Dismissal: dismissal - article 34 of industrial property law
B11T Dismissal of application maintained [chapter 11.20 patent gazette]