FI971093A0 - Väylänluovutusjärjestelmä DSP-prosessoreille - Google Patents

Väylänluovutusjärjestelmä DSP-prosessoreille

Info

Publication number
FI971093A0
FI971093A0 FI971093A FI971093A FI971093A0 FI 971093 A0 FI971093 A0 FI 971093A0 FI 971093 A FI971093 A FI 971093A FI 971093 A FI971093 A FI 971093A FI 971093 A0 FI971093 A0 FI 971093A0
Authority
FI
Finland
Prior art keywords
bus
delivery system
dsp processors
processors
bus delivery
Prior art date
Application number
FI971093A
Other languages
English (en)
Swedish (sv)
Other versions
FI971093A (fi
Inventor
David John Spreadbury
Clive Russell Irving
Original Assignee
Ionica Int Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ionica Int Ltd filed Critical Ionica Int Ltd
Publication of FI971093A publication Critical patent/FI971093A/fi
Publication of FI971093A0 publication Critical patent/FI971093A0/fi

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Microcomputers (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
  • Surgical Instruments (AREA)
  • Electrophonic Musical Instruments (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Chemical Or Physical Treatment Of Fibers (AREA)
  • Electrical Discharge Machining, Electrochemical Machining, And Combined Machining (AREA)
FI971093A 1994-09-16 1997-03-14 Väylänluovutusjärjestelmä DSP-prosessoreille FI971093A0 (fi)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB9418753A GB9418753D0 (en) 1994-09-16 1994-09-16 Process circuitry
PCT/GB1995/002130 WO1996008774A1 (en) 1994-09-16 1995-09-08 Bus assignment system for dsp processors

Publications (2)

Publication Number Publication Date
FI971093A FI971093A (fi) 1997-03-14
FI971093A0 true FI971093A0 (fi) 1997-03-14

Family

ID=10761486

Family Applications (1)

Application Number Title Priority Date Filing Date
FI971093A FI971093A0 (fi) 1994-09-16 1997-03-14 Väylänluovutusjärjestelmä DSP-prosessoreille

Country Status (14)

Country Link
EP (1) EP0781433B1 (fi)
JP (1) JPH10505925A (fi)
AT (1) ATE174139T1 (fi)
AU (1) AU3477695A (fi)
BR (1) BR9509071A (fi)
DE (1) DE69506427T2 (fi)
ES (1) ES2127554T3 (fi)
FI (1) FI971093A0 (fi)
GB (1) GB9418753D0 (fi)
IL (1) IL115147A (fi)
IN (1) IN184524B (fi)
MX (1) MX9701974A (fi)
WO (1) WO1996008774A1 (fi)
ZA (1) ZA957740B (fi)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5130754B2 (ja) * 2007-03-15 2013-01-30 富士通セミコンダクター株式会社 半導体集積回路及びメモリシステム

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4837736A (en) * 1987-05-01 1989-06-06 Digital Equipment Corporation Backplane bus with default control
CA2021826A1 (en) * 1989-10-23 1991-04-24 Darryl Edmond Judice Delay logic for preventing cpu lockout from bus ownership
SE9203016L (sv) * 1992-10-14 1994-04-15 Ericsson Telefon Ab L M Signalbehandlingssystem med delat dataminne
EP0654743A1 (en) * 1993-11-19 1995-05-24 International Business Machines Corporation Computer system having a DSP local bus

Also Published As

Publication number Publication date
FI971093A (fi) 1997-03-14
GB9418753D0 (en) 1994-11-02
JPH10505925A (ja) 1998-06-09
IL115147A (en) 1999-09-22
ATE174139T1 (de) 1998-12-15
EP0781433A1 (en) 1997-07-02
DE69506427D1 (de) 1999-01-14
DE69506427T2 (de) 1999-08-05
ES2127554T3 (es) 1999-04-16
AU3477695A (en) 1996-03-29
ZA957740B (en) 1996-05-06
MX9701974A (es) 1998-02-28
BR9509071A (pt) 1997-12-23
WO1996008774A1 (en) 1996-03-21
EP0781433B1 (en) 1998-12-02
IN184524B (fi) 2000-09-02
IL115147A0 (en) 1995-12-31

Similar Documents

Publication Publication Date Title
ATE322115T1 (de) Intelligentes gestapeltes vermittlungssystem
SE8008848L (sv) Styrinformationskommuniceringsanordning for tiddelningskopplingsanleggning
SE8008849L (sv) Styranordning vid tidsmultiplexsystem
BR9606904A (pt) Alguns compostos imidazol 1,4,5-tri-substituídos utilizáveis como citocina
DE19680642T1 (de) Leistungssteuerung für CDMA Kommunikationssysteme
FR2736766B1 (fr) Systeme de commande de redresseur
DE69635331D1 (de) Steuersystem für Leistungswandlersystem
SE9000212D0 (sv) Anordning vid distribuerat styrsystem
NL7901813A (nl) Witbalansregelstelsel.
DE3772042D1 (de) Steuerregelungsvorrichtung fuer hydraulische konstruktionsmaschinen.
DE69620278D1 (de) Steuerungssystem für Prozessor
EP0675066A3 (en) Control system for active vibration control on an elevator.
FI921787A (fi) Foerfarande foer att avvaerja oeverbelastning i en central i ett telenaet
DE69023893D1 (de) Multiplexiertes, hydraulisches Steuerungssystem.
FR2719396B1 (fr) Processeur contrôleur/contrôle pour gestion de protocole de communication.
ATE36763T1 (de) Mikroprozessorsystem zur steuerung von arbeitsablaeufen.
GB2316782B (en) Communication device sharing on a local area network
FI971093A0 (fi) Väylänluovutusjärjestelmä DSP-prosessoreille
DE3484462D1 (de) Numerisches steuersystem.
DE3586925D1 (de) Netzsteuerungssystem fuer mehrere prozessormodule.
DE69018542D1 (de) Steuersystem für Hauptspeicher.
EP1619580A3 (en) Adaptive processor system
DE69119105D1 (de) Weissabgleich-Steuersystem
KR970703074A (ko) 부족한 자원을 능동적으로 할당하는 시스템(A system for dynamically allocating a scare resource)
SE9703495D0 (sv) Anordning för storlekskontroll av bagage