ATE174139T1 - Buszuweisungssystem für digitalsignalprozessoren - Google Patents
Buszuweisungssystem für digitalsignalprozessorenInfo
- Publication number
- ATE174139T1 ATE174139T1 AT95931282T AT95931282T ATE174139T1 AT E174139 T1 ATE174139 T1 AT E174139T1 AT 95931282 T AT95931282 T AT 95931282T AT 95931282 T AT95931282 T AT 95931282T AT E174139 T1 ATE174139 T1 AT E174139T1
- Authority
- AT
- Austria
- Prior art keywords
- digital signal
- signal processors
- allocation system
- bus
- bus allocation
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Bus Control (AREA)
- Microcomputers (AREA)
- Information Transfer Systems (AREA)
- Surgical Instruments (AREA)
- Electrophonic Musical Instruments (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Electrical Discharge Machining, Electrochemical Machining, And Combined Machining (AREA)
- Chemical Or Physical Treatment Of Fibers (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9418753A GB9418753D0 (en) | 1994-09-16 | 1994-09-16 | Process circuitry |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE174139T1 true ATE174139T1 (de) | 1998-12-15 |
Family
ID=10761486
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT95931282T ATE174139T1 (de) | 1994-09-16 | 1995-09-08 | Buszuweisungssystem für digitalsignalprozessoren |
Country Status (14)
Country | Link |
---|---|
EP (1) | EP0781433B1 (de) |
JP (1) | JPH10505925A (de) |
AT (1) | ATE174139T1 (de) |
AU (1) | AU3477695A (de) |
BR (1) | BR9509071A (de) |
DE (1) | DE69506427T2 (de) |
ES (1) | ES2127554T3 (de) |
FI (1) | FI971093A (de) |
GB (1) | GB9418753D0 (de) |
IL (1) | IL115147A (de) |
IN (1) | IN184524B (de) |
MX (1) | MX9701974A (de) |
WO (1) | WO1996008774A1 (de) |
ZA (1) | ZA957740B (de) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5130754B2 (ja) * | 2007-03-15 | 2013-01-30 | 富士通セミコンダクター株式会社 | 半導体集積回路及びメモリシステム |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4837736A (en) * | 1987-05-01 | 1989-06-06 | Digital Equipment Corporation | Backplane bus with default control |
CA2021826A1 (en) * | 1989-10-23 | 1991-04-24 | Darryl Edmond Judice | Delay logic for preventing cpu lockout from bus ownership |
SE9203016L (sv) * | 1992-10-14 | 1994-04-15 | Ericsson Telefon Ab L M | Signalbehandlingssystem med delat dataminne |
EP0654743A1 (de) * | 1993-11-19 | 1995-05-24 | International Business Machines Corporation | Rechnersystem mit einem lokalen Bus eines Digitalsignalprozessors |
-
1994
- 1994-09-16 GB GB9418753A patent/GB9418753D0/en active Pending
-
1995
- 1995-08-24 IN IN1004CA1995 patent/IN184524B/en unknown
- 1995-09-01 IL IL11514795A patent/IL115147A/xx not_active IP Right Cessation
- 1995-09-08 JP JP8509978A patent/JPH10505925A/ja active Pending
- 1995-09-08 AT AT95931282T patent/ATE174139T1/de not_active IP Right Cessation
- 1995-09-08 MX MX9701974A patent/MX9701974A/es not_active Application Discontinuation
- 1995-09-08 DE DE69506427T patent/DE69506427T2/de not_active Expired - Fee Related
- 1995-09-08 BR BR9509071A patent/BR9509071A/pt not_active Application Discontinuation
- 1995-09-08 AU AU34776/95A patent/AU3477695A/en not_active Abandoned
- 1995-09-08 EP EP95931282A patent/EP0781433B1/de not_active Expired - Lifetime
- 1995-09-08 WO PCT/GB1995/002130 patent/WO1996008774A1/en active IP Right Grant
- 1995-09-08 ES ES95931282T patent/ES2127554T3/es not_active Expired - Lifetime
- 1995-09-14 ZA ZA957740A patent/ZA957740B/xx unknown
-
1997
- 1997-03-14 FI FI971093A patent/FI971093A/fi unknown
Also Published As
Publication number | Publication date |
---|---|
FI971093A0 (fi) | 1997-03-14 |
MX9701974A (es) | 1998-02-28 |
EP0781433A1 (de) | 1997-07-02 |
IN184524B (de) | 2000-09-02 |
ES2127554T3 (es) | 1999-04-16 |
DE69506427D1 (de) | 1999-01-14 |
IL115147A (en) | 1999-09-22 |
JPH10505925A (ja) | 1998-06-09 |
DE69506427T2 (de) | 1999-08-05 |
AU3477695A (en) | 1996-03-29 |
WO1996008774A1 (en) | 1996-03-21 |
GB9418753D0 (en) | 1994-11-02 |
FI971093A (fi) | 1997-03-14 |
EP0781433B1 (de) | 1998-12-02 |
ZA957740B (en) | 1996-05-06 |
IL115147A0 (en) | 1995-12-31 |
BR9509071A (pt) | 1997-12-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE322115T1 (de) | Intelligentes gestapeltes vermittlungssystem | |
SE9000212D0 (sv) | Anordning vid distribuerat styrsystem | |
SE8008848L (sv) | Styrinformationskommuniceringsanordning for tiddelningskopplingsanleggning | |
DE3852904T2 (de) | Eingangs-/Ausgangssystem für Multiprozessoren. | |
SE8008849L (sv) | Styranordning vid tidsmultiplexsystem | |
ES481312A1 (es) | Un aparato para compartir medios de memoria en un sistema que incluye tambien una pluralidad de medios de tratamiento de datos. | |
KR900003720A (ko) | 집적 회로 타이머 | |
DE69620278D1 (de) | Steuerungssystem für Prozessor | |
DE69026600D1 (de) | Dynamischer Steuerkreis für Mehrkanalsystem | |
ATE174139T1 (de) | Buszuweisungssystem für digitalsignalprozessoren | |
DE3484462D1 (de) | Numerisches steuersystem. | |
DE3586925D1 (de) | Netzsteuerungssystem fuer mehrere prozessormodule. | |
DE69018542T2 (de) | Steuersystem für Hauptspeicher. | |
DE68921580T2 (de) | Schaltsystem für aktiven Reservesender. | |
WO2000028777A3 (en) | Resource allocator | |
NO167180C (no) | Tidsdelt, multiplekset adresse- og styresystem. | |
KR920008615A (ko) | 다중 프로세서 시스템의 다수의 서브 프로세서 제어방법 | |
DE3887863T2 (de) | Speicherzugriffkontrollsystem für Mehrprozessorsystem. | |
SE9600962D0 (sv) | Improvements in, or relating to, radio transport | |
JPS5697129A (en) | Common bus controlling circuit | |
JPS56146392A (en) | Time-division switchboard control system | |
RU98104914A (ru) | Устройство для синтеза множественных данных импульсно-кодовой модуляции | |
JPH0787050A (ja) | 時分割多重化装置 | |
JPS6460114A (en) | Data arithmetic unit | |
DE69025757T2 (de) | Busarchitektur für Kommunikationssystem |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |