DE3887863D1 - Speicherzugriffkontrollsystem für Mehrprozessorsystem. - Google Patents

Speicherzugriffkontrollsystem für Mehrprozessorsystem.

Info

Publication number
DE3887863D1
DE3887863D1 DE88311913T DE3887863T DE3887863D1 DE 3887863 D1 DE3887863 D1 DE 3887863D1 DE 88311913 T DE88311913 T DE 88311913T DE 3887863 T DE3887863 T DE 3887863T DE 3887863 D1 DE3887863 D1 DE 3887863D1
Authority
DE
Germany
Prior art keywords
access control
memory access
control system
multiprocessor
multiprocessor system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE88311913T
Other languages
English (en)
Other versions
DE3887863T2 (de
Inventor
Nobuo Uchida
Yasuhiro Kuroda
Shoji Nakatani
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of DE3887863D1 publication Critical patent/DE3887863D1/de
Application granted granted Critical
Publication of DE3887863T2 publication Critical patent/DE3887863T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1657—Access to multiple memories

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Complex Calculations (AREA)
DE19883887863 1987-12-24 1988-12-16 Speicherzugriffkontrollsystem für Mehrprozessorsystem. Expired - Fee Related DE3887863T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62328259A JPH01169565A (ja) 1987-12-24 1987-12-24 マルチプロセッサ制御方式

Publications (2)

Publication Number Publication Date
DE3887863D1 true DE3887863D1 (de) 1994-03-24
DE3887863T2 DE3887863T2 (de) 1994-05-19

Family

ID=18208222

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19883887863 Expired - Fee Related DE3887863T2 (de) 1987-12-24 1988-12-16 Speicherzugriffkontrollsystem für Mehrprozessorsystem.

Country Status (5)

Country Link
EP (1) EP0323080B1 (de)
JP (1) JPH01169565A (de)
AU (1) AU593180B2 (de)
CA (1) CA1321032C (de)
DE (1) DE3887863T2 (de)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2746527B1 (fr) * 1996-03-21 1998-05-07 Suisse Electronique Microtech Dispositif de traitement d'information comportant plusieurs processeurs en parallele
JP4693843B2 (ja) * 2005-06-09 2011-06-01 パナソニック株式会社 メモリ制御装置及びメモリ制御方法
JP5117383B2 (ja) * 2005-06-30 2013-01-16 アイメック マルチプロセッサシステムのためのメモリ配列

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2474199B1 (fr) * 1980-01-21 1986-05-16 Bull Sa Dispositif pour superposer les phases successives du transfert des informations entre plusieurs unites d'un systeme de traitement de l'information
CA1221464A (en) * 1983-12-26 1987-05-05 Hidehiko Nishida Data processor system having improved data throughput of multiprocessor system
JPS62120566A (ja) * 1985-11-20 1987-06-01 Fujitsu Ltd マルチ・プロセツサ・システムにおける高速主記憶アクセス制御方式
CA1310429C (en) * 1987-09-19 1992-11-17 Nobuo Uchida Access priority control system for main storage for computer

Also Published As

Publication number Publication date
CA1321032C (en) 1993-08-03
EP0323080B1 (de) 1994-02-16
AU2630988A (en) 1989-07-06
AU593180B2 (en) 1990-02-01
JPH01169565A (ja) 1989-07-04
EP0323080A3 (en) 1990-05-23
EP0323080A2 (de) 1989-07-05
DE3887863T2 (de) 1994-05-19

Similar Documents

Publication Publication Date Title
DE3782335T2 (de) Speichersteuersystem.
DE3587843T2 (de) Speicherzugriffsteuerungsanordnung.
ATE81220T1 (de) Rechnersystem mit multikanaldirektspeicherzugriffsarbitrierung.
DE3585511D1 (de) Multiprozessorsystem.
DE3689112T2 (de) Zugriffssteuerungssystem für den Befehlskode.
DE68923358T2 (de) Zugriffssystem für agbeschlossenen behälter.
DE3585970D1 (de) Mehrprozessoranordnung mit schnellwegmitteln fuer speicherzugriffe.
DE3483029D1 (de) Multiprozessor-system.
DE3852695D1 (de) Multiprozessorsystem mit mehreren Speichern.
DE3851445D1 (de) Durch Direktspeicherzugriff gesteuertes System.
DE3851554T2 (de) Steuerungsanordnung für gemeinschaftlichen Speicher.
DE3650249T2 (de) Hochkapazitätsspeicher für Multiprozessorsystem.
DE3781229T2 (de) Pruefsystem fuer direktzugriffsspeicher.
DE68917647T2 (de) Multiprozessorsteuerungssystem.
DE3482997D1 (de) Vorrichtung zur computerspeicherzugriffssteuerung.
DE68926374T2 (de) Seriellumsetzungssteuerungssystem für Hauptspeicherreferenz
DE3852261T2 (de) Prioritätszugriffssteuerungssystem zum Hauptspeicher für Rechner.
NL192755B (nl) Geheugenstelsel.
DE3882425T2 (de) Datenübertragungssteuerungsvorrichtung für Direktspeicherzugriff.
DE69018542D1 (de) Steuersystem für Hauptspeicher.
FI843713L (fi) Meddelandeorienterad avbrytningsmekanism foer multiprocessor system.
DE69023253D1 (de) Steuergerät für DRAM.
DE3887863D1 (de) Speicherzugriffkontrollsystem für Mehrprozessorsystem.
ATE75865T1 (de) Rechnersystem mit kanaldirektspeicherzugriffsarbitrierung.
DE69126495D1 (de) Steuerprozessor für Speicherbuskonfiguration

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee