BR9002555A - Sistema de microcomputador de multiplos cabos - Google Patents

Sistema de microcomputador de multiplos cabos

Info

Publication number
BR9002555A
BR9002555A BR909002555A BR9002555A BR9002555A BR 9002555 A BR9002555 A BR 9002555A BR 909002555 A BR909002555 A BR 909002555A BR 9002555 A BR9002555 A BR 9002555A BR 9002555 A BR9002555 A BR 9002555A
Authority
BR
Brazil
Prior art keywords
microcomputer system
multiple cable
cable
microcomputer
cable microcomputer
Prior art date
Application number
BR909002555A
Other languages
English (en)
Inventor
Ralph M Begun
Patrick M Bland
Mark E Dean
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of BR9002555A publication Critical patent/BR9002555A/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0877—Cache access modes
    • G06F12/0886—Variable-length word access
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Memory System (AREA)
BR909002555A 1989-05-31 1990-05-30 Sistema de microcomputador de multiplos cabos BR9002555A (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US35880789A 1989-05-31 1989-05-31

Publications (1)

Publication Number Publication Date
BR9002555A true BR9002555A (pt) 1991-08-13

Family

ID=23411123

Family Applications (1)

Application Number Title Priority Date Filing Date
BR909002555A BR9002555A (pt) 1989-05-31 1990-05-30 Sistema de microcomputador de multiplos cabos

Country Status (12)

Country Link
US (1) US5450559A (pt)
EP (1) EP0400839A3 (pt)
JP (1) JPH0319050A (pt)
KR (1) KR920008456B1 (pt)
CN (1) CN1020005C (pt)
AU (1) AU627304B2 (pt)
BR (1) BR9002555A (pt)
CA (1) CA2016399C (pt)
GB (1) GB9008145D0 (pt)
NZ (1) NZ233539A (pt)
PH (1) PH30307A (pt)
SG (1) SG42806A1 (pt)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU664249B2 (en) * 1992-04-01 1995-11-09 Nec Corporation Memory device
US5828856A (en) * 1994-01-28 1998-10-27 Apple Computer, Inc. Dual bus concurrent multi-channel direct memory access controller and method
US5655151A (en) * 1994-01-28 1997-08-05 Apple Computer, Inc. DMA controller having a plurality of DMA channels each having multiple register sets storing different information controlling respective data transfer
US5805927A (en) * 1994-01-28 1998-09-08 Apple Computer, Inc. Direct memory access channel architecture and method for reception of network information
US5550543A (en) * 1994-10-14 1996-08-27 Lucent Technologies Inc. Frame erasure or packet loss compensation method
US6249845B1 (en) 1998-08-19 2001-06-19 International Business Machines Corporation Method for supporting cache control instructions within a coherency granule
FI121943B (fi) * 2007-11-21 2011-06-15 Outotec Oyj Jakelulaite
GB2547189A (en) * 2016-02-03 2017-08-16 Swarm64 As Cache and method

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4056845A (en) * 1975-04-25 1977-11-01 Data General Corporation Memory access technique
US4317168A (en) * 1979-11-23 1982-02-23 International Business Machines Corporation Cache organization enabling concurrent line castout and line fetch transfers with main storage
US4315312A (en) * 1979-12-19 1982-02-09 Ncr Corporation Cache memory having a variable data block size
US4332010A (en) * 1980-03-17 1982-05-25 International Business Machines Corporation Cache synonym detection and handling mechanism
US4381541A (en) * 1980-08-28 1983-04-26 Sperry Corporation Buffer memory referencing system for two data words
US4400774A (en) * 1981-02-02 1983-08-23 Bell Telephone Laboratories, Incorporated Cache addressing arrangement in a computer system
JPS5819970A (ja) * 1981-07-30 1983-02-05 Fujitsu Ltd メモリアクセス制御方式
JPS58147879A (ja) * 1982-02-26 1983-09-02 Toshiba Corp キヤツシユメモリ制御方式
US4493026A (en) * 1982-05-26 1985-01-08 International Business Machines Corporation Set associative sector cache
US4669043A (en) * 1984-02-17 1987-05-26 Signetics Corporation Memory access controller
US4577293A (en) * 1984-06-01 1986-03-18 International Business Machines Corporation Distributed, on-chip cache
JPS6113354A (ja) * 1984-06-28 1986-01-21 Nec Corp 分散情報キヤツシユ制御方式
JPS6120155A (ja) * 1984-07-06 1986-01-28 Nec Corp メモリアクセス制御装置
JPS61231641A (ja) * 1985-04-05 1986-10-15 Nec Corp キヤツシユ制御方式
JPS6261135A (ja) * 1985-09-11 1987-03-17 Nec Corp キヤツシユメモリ
JPS6267650A (ja) * 1985-09-19 1987-03-27 Nec Corp キヤツシユメモリ制御装置におけるストア処理方式
JPS62118456A (ja) * 1985-11-19 1987-05-29 Nec Corp キヤツシユメモリ
JPS62194563A (ja) * 1986-02-21 1987-08-27 Hitachi Ltd バツフア記憶装置
US4797814A (en) * 1986-05-01 1989-01-10 International Business Machines Corporation Variable address mode cache
JPS6324428A (ja) * 1986-07-17 1988-02-01 Mitsubishi Electric Corp キヤツシユメモリ
JPH0673114B2 (ja) * 1987-03-31 1994-09-14 日本電気株式会社 キヤツシユ制御装置
US5091850A (en) * 1987-09-28 1992-02-25 Compaq Computer Corporation System for fast selection of non-cacheable address ranges using programmed array logic
US4905188A (en) * 1988-02-22 1990-02-27 International Business Machines Corporation Functional cache memory chip architecture for improved cache access
US5045998A (en) * 1988-05-26 1991-09-03 International Business Machines Corporation Method and apparatus for selectively posting write cycles using the 82385 cache controller
US5034917A (en) * 1988-05-26 1991-07-23 Bland Patrick M Computer system including a page mode memory with decreased access time and method of operation thereof
US4947319A (en) * 1988-09-15 1990-08-07 International Business Machines Corporation Arbitral dynamic cache using processor storage
US5041962A (en) * 1989-04-14 1991-08-20 Dell Usa Corporation Computer system with means for regulating effective processing rates
EP0398191A3 (en) * 1989-05-19 1991-11-27 Compaq Computer Corporation Quadruple word, multiplexed, paged mode and cache memory

Also Published As

Publication number Publication date
CA2016399C (en) 1996-04-09
EP0400839A3 (en) 1991-12-11
EP0400839A2 (en) 1990-12-05
PH30307A (en) 1997-03-06
CN1020005C (zh) 1993-03-03
KR900018821A (ko) 1990-12-22
CA2016399A1 (en) 1990-11-30
AU5506090A (en) 1990-12-06
JPH0581941B2 (pt) 1993-11-16
KR920008456B1 (ko) 1992-09-30
NZ233539A (en) 1992-08-26
SG42806A1 (en) 1997-10-17
AU627304B2 (en) 1992-08-20
GB9008145D0 (en) 1990-06-06
JPH0319050A (ja) 1991-01-28
CN1047741A (zh) 1990-12-12
US5450559A (en) 1995-09-12

Similar Documents

Publication Publication Date Title
BR8902393A (pt) Sistema de microcomputador
BR8707625A (pt) Sistema de tele-enlace
DE69030908D1 (de) Akustisch-digitales System
BR8806104A (pt) Sistema de aquecimento de pocos
NO914402D0 (no) Roer-haandteringssystem
DE59010736D1 (de) Übertragungssystem
BR9104729A (pt) Sistema de alarme salva-vidas
PT89099A (pt) Sistema de antenas distribuidas
BR9002555A (pt) Sistema de microcomputador de multiplos cabos
BR8904402A (pt) Sistema de paineis de veneziana
FI900011A (fi) Kolmoisvetoakselijärjestelmä
IT9020545A0 (it) sistema di connessione
ES2022061A4 (es) Sistema de apoyo
BR8801278A (pt) Sistema de microcomputador
BR8703190A (pt) Sistema de gerenciamento de tarefas
DK287489A (da) Ledningssystem
BR9004019A (pt) Sistema de pontaria
BR8901365A (pt) Sistema de caixaria mudular
DK364988A (da) Installationssystem/kabelfremfoeringsvej
BR8604162A (pt) Sistema de alarme
BR6900740U (pt) Sistema de freio discopneumatico
BR8704594A (pt) Sistema de fixacao transosseo
BR8905070A (pt) Sistema de fixacao
BR8900847A (pt) Sistema de fixacao
BR8905393A (pt) Sistema eletrico de cozimento rapido

Legal Events

Date Code Title Description
KF Request for proof of payment of annual fee
FD5 Application fees: dismissal - article 86 of industrial property law
B15K Others concerning applications: alteration of classification

Ipc: G06F 12/0886 (2016.01), G06F 12/0806 (2016.0