BR8902383A - Sistema de microcomputador com multi-barramento - Google Patents

Sistema de microcomputador com multi-barramento

Info

Publication number
BR8902383A
BR8902383A BR898902383A BR8902383A BR8902383A BR 8902383 A BR8902383 A BR 8902383A BR 898902383 A BR898902383 A BR 898902383A BR 8902383 A BR8902383 A BR 8902383A BR 8902383 A BR8902383 A BR 8902383A
Authority
BR
Brazil
Prior art keywords
cache
cache memory
timing requirements
signals
memory components
Prior art date
Application number
BR898902383A
Other languages
English (en)
Portuguese (pt)
Inventor
Ralph Murray Begun
Patrick Maurice Bland
Mark Edward Dean
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of BR8902383A publication Critical patent/BR8902383A/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Bus Control (AREA)
  • Hardware Redundancy (AREA)
  • Small-Scale Networks (AREA)
  • Communication Control (AREA)
  • Multi Processors (AREA)
  • Microcomputers (AREA)
  • Saccharide Compounds (AREA)
BR898902383A 1988-05-26 1989-05-24 Sistema de microcomputador com multi-barramento BR8902383A (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/198,890 US5175826A (en) 1988-05-26 1988-05-26 Delayed cache write enable circuit for a dual bus microcomputer system with an 80386 and 82385

Publications (1)

Publication Number Publication Date
BR8902383A true BR8902383A (pt) 1990-01-16

Family

ID=22735299

Family Applications (1)

Application Number Title Priority Date Filing Date
BR898902383A BR8902383A (pt) 1988-05-26 1989-05-24 Sistema de microcomputador com multi-barramento

Country Status (25)

Country Link
US (1) US5175826A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP (1) EP0343989B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JP2755330B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
KR (1) KR930001584B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CN (1) CN1019151B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
AT (1) ATE128566T1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
AU (1) AU615542B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
BE (1) BE1002653A4 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
BR (1) BR8902383A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CA (1) CA1314103C (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CO (1) CO4520299A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (2) DE3911721A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DK (1) DK170677B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
ES (1) ES2078237T3 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
FI (1) FI96244C (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
FR (1) FR2632092A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
GB (2) GB8904920D0 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
HK (1) HK11592A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
IT (1) IT1230208B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
MX (1) MX170835B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
MY (1) MY106968A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
NL (1) NL8901327A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
NO (1) NO175837C (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
SE (1) SE8901308L (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
SG (1) SG110991G (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5586302A (en) * 1991-06-06 1996-12-17 International Business Machines Corporation Personal computer system having storage controller with memory write control
US5361368A (en) * 1991-09-05 1994-11-01 International Business Machines Corporation Cross interrogate synchronization mechanism including logic means and delay register
US5802548A (en) * 1991-10-25 1998-09-01 Chips And Technologies, Inc. Software programmable edge delay for SRAM write enable signals on dual purpose cache controllers
US5333276A (en) * 1991-12-27 1994-07-26 Intel Corporation Method and apparatus for priority selection of commands
US5309568A (en) * 1992-03-16 1994-05-03 Opti, Inc. Local bus design
US5426739A (en) * 1992-03-16 1995-06-20 Opti, Inc. Local bus - I/O Bus Computer Architecture
US5471585A (en) * 1992-09-17 1995-11-28 International Business Machines Corp. Personal computer system with input/output controller having serial/parallel ports and a feedback line indicating readiness of the ports
US6487626B2 (en) 1992-09-29 2002-11-26 Intel Corporaiton Method and apparatus of bus interface for a processor
US5898894A (en) 1992-09-29 1999-04-27 Intel Corporation CPU reads data from slow bus if I/O devices connected to fast bus do not acknowledge to a read request after a predetermined time interval
US5613153A (en) * 1994-10-03 1997-03-18 International Business Machines Corporation Coherency and synchronization mechanisms for I/O channel controllers in a data processing system
US5890216A (en) * 1995-04-21 1999-03-30 International Business Machines Corporation Apparatus and method for decreasing the access time to non-cacheable address space in a computer system
US6397295B1 (en) 1999-01-04 2002-05-28 Emc Corporation Cache mechanism for shared resources in a multibus data processing system
US6874039B2 (en) 2000-09-08 2005-03-29 Intel Corporation Method and apparatus for distributed direct memory access for systems on chip
JP2005221731A (ja) * 2004-02-05 2005-08-18 Konica Minolta Photo Imaging Inc 撮像装置
US8996833B2 (en) * 2013-03-11 2015-03-31 Intel Corporation Multi latency configurable cache

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4190885A (en) * 1977-12-22 1980-02-26 Honeywell Information Systems Inc. Out of store indicator for a cache store in test mode
US4171538A (en) * 1978-01-23 1979-10-16 Rockwell International Corporation Elastic store slip circuit apparatus for preventing read and write operations interference
US4189770A (en) * 1978-03-16 1980-02-19 International Business Machines Corporation Cache bypass control for operand fetches
JPS58169958A (ja) * 1982-03-31 1983-10-06 Fujitsu Ltd Ｍｉｓスタテイツク・ランダムアクセスメモリ
US4494190A (en) * 1982-05-12 1985-01-15 Honeywell Information Systems Inc. FIFO buffer to cache memory
US4513372A (en) * 1982-11-15 1985-04-23 Data General Corporation Universal memory
US4686621A (en) * 1983-06-30 1987-08-11 Honeywell Information Systems Inc. Test apparatus for testing a multilevel cache system with graceful degradation capability
JPH0795395B2 (ja) * 1984-02-13 1995-10-11 株式会社日立製作所 半導体集積回路
US4736293A (en) * 1984-04-11 1988-04-05 American Telephone And Telegraph Company, At&T Bell Laboratories Interleaved set-associative memory
US4623990A (en) * 1984-10-31 1986-11-18 Advanced Micro Devices, Inc. Dual-port read/write RAM with single array
EP0189944B1 (en) * 1985-02-01 1993-05-12 Nec Corporation Cache memory circuit capable of processing a read request during transfer of a data block
US4630239A (en) * 1985-07-01 1986-12-16 Motorola, Inc. Chip select speed-up circuit for a memory
JPS6261135A (ja) * 1985-09-11 1987-03-17 Nec Corp キヤツシユメモリ
JPS62194563A (ja) * 1986-02-21 1987-08-27 Hitachi Ltd バツフア記憶装置
US4710903A (en) * 1986-03-31 1987-12-01 Wang Laboratories, Inc. Pseudo-static memory subsystem
US4905188A (en) * 1988-02-22 1990-02-27 International Business Machines Corporation Functional cache memory chip architecture for improved cache access

Also Published As

Publication number Publication date
NO175837C (no) 1994-12-14
HK11592A (en) 1992-02-21
DK189689D0 (da) 1989-04-19
KR930001584B1 (ko) 1993-03-05
SE8901308L (sv) 1989-11-27
MY106968A (en) 1995-08-30
NO175837B (no) 1994-09-05
FI891788A7 (fi) 1989-11-27
US5175826A (en) 1992-12-29
EP0343989A3 (en) 1991-03-13
BE1002653A4 (fr) 1991-04-23
FR2632092A1 (fr) 1989-12-01
AU615542B2 (en) 1991-10-03
FI96244C (fi) 1996-05-27
CA1314103C (en) 1993-03-02
ES2078237T3 (es) 1995-12-16
IT8920649A0 (it) 1989-05-25
DE68924368T2 (de) 1996-05-02
ATE128566T1 (de) 1995-10-15
SG110991G (en) 1992-02-14
CN1040104A (zh) 1990-02-28
GB8904920D0 (en) 1989-04-12
MX170835B (es) 1993-09-20
FI891788A0 (fi) 1989-04-14
DE68924368D1 (de) 1995-11-02
IT1230208B (it) 1991-10-18
GB2219111B (en) 1991-05-29
DE3911721A1 (de) 1989-11-30
DK189689A (da) 1989-11-27
FI96244B (fi) 1996-02-15
NL8901327A (nl) 1989-12-18
JPH0271344A (ja) 1990-03-09
NO891583D0 (no) 1989-04-18
EP0343989B1 (en) 1995-09-27
SE8901308D0 (sv) 1989-04-11
NO891583L (no) 1989-11-27
CO4520299A1 (es) 1997-10-15
AU3409689A (en) 1989-11-30
JP2755330B2 (ja) 1998-05-20
DK170677B1 (da) 1995-11-27
GB8912019D0 (en) 1989-07-12
KR890017619A (ko) 1989-12-16
CN1019151B (zh) 1992-11-18
GB2219111A (en) 1989-11-29
DE3911721C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1990-05-31
EP0343989A2 (en) 1989-11-29

Similar Documents

Publication Publication Date Title
BR8902383A (pt) Sistema de microcomputador com multi-barramento
EP0409415A3 (en) Fast multiple-word accesses from a multi-way set-associative cache memory
EP0417707A3 (en) Microcomputer with address registers for dynamic bus control
MY104738A (en) Control of pipeland operation in a microcomputer system employing dynamic bus sizing with 80386 processor and 82385 cache controller.
WO1994023374A2 (en) STROBOSCOPIC LOGIC FOR TRIGGERING SIMULATED BUS CONTROL CYCLES
AU7032687A (en) Apparatus and method for providing a cache memory unit with a write operation utilizing two system clock cycles
AU1513988A (en) Cache control circuit in cache memory unit with means for enabling to reduce a read access time for cache memory
EP0412353A3 (en) Multiprocessor cache system having three states for generating invalidating signals upon write accesses
JPS55123739A (en) Memory content prefetch control system
JPS54130841A (en) Address generator
JPS57117055A (en) Memory extension system of microcomputer
DE68916834D1 (de) Electronic cash register with memory defect judging means.
JPS55134461A (en) Memory unit control system
FR2640402B1 (fr) Dispositif de commande de memoire
JPS5699550A (en) Information processing unit
JPS6468853A (en) Memory control system
JPS6448141A (en) Execution stop control system
JPS57111720A (en) System for data protection of data transfer control
JPS57209569A (en) Memory access device in vector processor system
FR2633087B1 (fr) Dispositif de memoire a lignes de bloch
JPS5448128A (en) Buffer memory unit
JPS5477033A (en) Memory unit
EP0310444A3 (en) Multi-mode control of virtually-addressed unified cache
JPS6488653A (en) Memory access control device
KR900021060U (ko) 멀티프로세서 시스템의 듀얼포트 메모리 억세스 제어회로

Legal Events

Date Code Title Description
FB36 Technical and formal requirements: requirement - article 36 of industrial property law
HO Change of classification

Free format text: INT. CL. 6 G06F 12/08, 13/16

FA8 Dismissal: dismissal - article 36, par. 1 of industrial property law