BR112016023947A2 - padrão entre padrão para substrato de perfil baixo - Google Patents

padrão entre padrão para substrato de perfil baixo

Info

Publication number
BR112016023947A2
BR112016023947A2 BR112016023947A BR112016023947A BR112016023947A2 BR 112016023947 A2 BR112016023947 A2 BR 112016023947A2 BR 112016023947 A BR112016023947 A BR 112016023947A BR 112016023947 A BR112016023947 A BR 112016023947A BR 112016023947 A2 BR112016023947 A2 BR 112016023947A2
Authority
BR
Brazil
Prior art keywords
pattern
low profile
profile substrate
metal layer
layer
Prior art date
Application number
BR112016023947A
Other languages
English (en)
Portuguese (pt)
Inventor
Kim Chin-Kwan
Wook Kim Dong
Bok We Hong
Sik Lee Jae
Hwang Kyu-Pyung
Kyu Song Young
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of BR112016023947A2 publication Critical patent/BR112016023947A2/pt

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/056—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
    • H10W20/057—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches by selectively depositing, e.g. by using selective CVD or plating
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/063—Manufacture or treatment of conductive parts of the interconnections by forming conductive members before forming protective insulating material
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts
    • H10W20/089—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts using processes for implementing desired shapes or dispositions of the openings, e.g. double patterning
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/435—Cross-sectional shapes or dispositions of interconnections
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/45—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their insulating parts
    • H10W20/48—Insulating materials thereof
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251—Materials
    • H10W72/252—Materials comprising solid metals or solid metalloids, e.g. PbSn, Ag or Cu
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Structure Of Printed Boards (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Physics & Mathematics (AREA)
  • Geometry (AREA)
BR112016023947A 2014-04-15 2015-04-10 padrão entre padrão para substrato de perfil baixo BR112016023947A2 (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14/253,798 US9269610B2 (en) 2014-04-15 2014-04-15 Pattern between pattern for low profile substrate
PCT/US2015/025435 WO2015160671A1 (en) 2014-04-15 2015-04-10 Pattern between pattern for low profile substrate

Publications (1)

Publication Number Publication Date
BR112016023947A2 true BR112016023947A2 (pt) 2017-08-15

Family

ID=53005702

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112016023947A BR112016023947A2 (pt) 2014-04-15 2015-04-10 padrão entre padrão para substrato de perfil baixo

Country Status (7)

Country Link
US (1) US9269610B2 (enExample)
EP (1) EP3132469B1 (enExample)
JP (1) JP2017517142A (enExample)
KR (1) KR20160145572A (enExample)
CN (1) CN106575623A (enExample)
BR (1) BR112016023947A2 (enExample)
WO (1) WO2015160671A1 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109346821A (zh) * 2018-09-19 2019-02-15 中国科学院上海微系统与信息技术研究所 圆片级硅基集成小型化分形天线及其制备方法
US12044965B2 (en) * 2020-02-12 2024-07-23 Hutchinson Technology Incorporated Method for forming components without adding tabs during etching
US20220093505A1 (en) * 2020-09-24 2022-03-24 Intel Corporation Via connections for staggered interconnect lines
US12500162B2 (en) * 2021-12-22 2025-12-16 Intel Corporation Staggered vertically spaced integrated circuit line metallization with differential vias and metal-selective deposition
US20230395506A1 (en) * 2022-06-06 2023-12-07 Intel Corporation Self-aligned staggered integrated circuit interconnect features

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3114679A1 (de) * 1980-04-11 1982-01-14 Hitachi, Ltd., Tokyo Integrierte schaltung mit mehrschichtenverbindungen
JPH0750710B2 (ja) 1990-06-06 1995-05-31 富士ゼロックス株式会社 多層配線構造
KR920017227A (ko) 1991-02-05 1992-09-26 김광호 반도체장치의 층간콘택 구조 및 그 제조방법
US6414367B1 (en) 1999-10-28 2002-07-02 National Semiconductor Corporation Interconnect exhibiting reduced parasitic capacitance variation
JP2002299555A (ja) 2001-03-30 2002-10-11 Seiko Epson Corp 集積回路およびその製造方法
KR100808557B1 (ko) 2002-05-16 2008-02-29 매그나칩 반도체 유한회사 엠아이엠 캐패시터 형성방법
JP2005236018A (ja) * 2004-02-19 2005-09-02 Alps Electric Co Ltd 微細配線構造および微細配線構造の製造方法
JP4559757B2 (ja) 2004-03-18 2010-10-13 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
JP4769022B2 (ja) * 2005-06-07 2011-09-07 京セラＳｌｃテクノロジー株式会社 配線基板およびその製造方法
JP2007194476A (ja) 2006-01-20 2007-08-02 Shinko Electric Ind Co Ltd 多層配線基板の製造方法
US20110215465A1 (en) * 2010-03-03 2011-09-08 Xilinx, Inc. Multi-chip integrated circuit
US8377792B2 (en) * 2010-04-07 2013-02-19 National Semiconductor Corporation Method of forming high capacitance semiconductor capacitors with a single lithography step
WO2012005524A2 (en) * 2010-07-08 2012-01-12 Lg Innotek Co., Ltd. The printed circuit board and the method for manufacturing the same
JP2012094662A (ja) 2010-10-26 2012-05-17 Ngk Spark Plug Co Ltd 多層配線基板の製造方法
US8722505B2 (en) * 2010-11-02 2014-05-13 National Semiconductor Corporation Semiconductor capacitor with large area plates and a small footprint that is formed with shadow masks and only two lithography steps
US8551856B2 (en) * 2011-09-22 2013-10-08 Northrop Grumman Systems Corporation Embedded capacitor and method of fabricating the same
US9012966B2 (en) * 2012-11-21 2015-04-21 Qualcomm Incorporated Capacitor using middle of line (MOL) conductive layers

Also Published As

Publication number Publication date
CN106575623A (zh) 2017-04-19
EP3132469A1 (en) 2017-02-22
US9269610B2 (en) 2016-02-23
EP3132469B1 (en) 2019-01-09
WO2015160671A1 (en) 2015-10-22
US20150294933A1 (en) 2015-10-15
KR20160145572A (ko) 2016-12-20
WO2015160671A9 (en) 2016-06-09
JP2017517142A (ja) 2017-06-22

Similar Documents

Publication Publication Date Title
SG11201710317RA (en) Substrate with electrically conductive film, substrate with multilayer reflective film, reflective mask blank, reflective mask, and method of manufacturing semiconductor device
EP3714280A4 (en) BUILT-IN CIRCUIT PAD FAILURE DETECTION
EP3220417A4 (en) Wiring circuit board, semiconductor device, wiring circuit board manufacturing method, and semiconductor device manufacturing method
EP3314649A4 (en) INTEGRATED CIRCUIT STRUCTURES WITH ENCLOSED CONDUCTIVE CONTACTS FOR PACKAGING ON PACKAGING
BR112017011792A2 (pt) antena de abertura apoiada em uma cavidade
EP3455781A4 (en) SUBSTRATE WITH READABLE, ELECTRICALLY CONDUCTIVE PATTERN
EP3435385A4 (en) LAMINATED TRANSPARENT CONDUCTIVE FILM, LAMINATED WIRING FILM AND METHOD FOR PRODUCING A LAMINATED WIRING FILM
SG10201805388PA (en) Insulating layer for printed circuit board and printed circuit board
BR112016023947A2 (pt) padrão entre padrão para substrato de perfil baixo
HUE066950T2 (hu) Többrétegû elrendezés
BR112016023683A2 (pt) substrato de pacote compreendendo interconexão de superfície e cavidade compreendendo preenchimento não elétrico
EP3192168A4 (en) Wien bridge oscillator circuit
IT201600072154A1 (it) Dispositivi elettronici con circuiti di sicurezza individuali
ZA201806115B (en) A circuit layer for an integrated circuit card
GB2570126B (en) Graphene based contact layers for electronic devices
EP3382895A4 (en) ELECTRONIC DEVICE WITH SECONDARY DEVICE PREVENTION SWITCHING
GB2558328B (en) Cooling electronic circuits
ITUA20164817A1 (it) Substrato circuitizzato con componenti elettronici montati su sua porzione trasversale
EP3496517A4 (en) MULTILAYER SUBSTRATE
IL251074A0 (en) Multi-layer sticker containing a flat electronic circuit
GB2541223B (en) Profiling transactions on an integrated circuit chip
EP3131370A4 (en) Printed circuit board and light-emitting device including same
EP3560308C0 (en) COMPUTER CIRCUIT BOARD COOLING ARRANGEMENT
EP3499571A4 (en) INTEGRATED SEMICONDUCTOR SWITCHING
TWM534495U (en) Multilayer circuit board

Legal Events

Date Code Title Description
B08F Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette]

Free format text: REFERENTE A 5A ANUIDADE.

B08K Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette]

Free format text: REFERENTE AO DESPACHO 8.6 PUBLICADO NA RPI 2561 DE 04/02/2020.

B350 Update of information on the portal [chapter 15.35 patent gazette]