BR112016023683A2 - substrato de pacote compreendendo interconexão de superfície e cavidade compreendendo preenchimento não elétrico - Google Patents
substrato de pacote compreendendo interconexão de superfície e cavidade compreendendo preenchimento não elétricoInfo
- Publication number
- BR112016023683A2 BR112016023683A2 BR112016023683A BR112016023683A BR112016023683A2 BR 112016023683 A2 BR112016023683 A2 BR 112016023683A2 BR 112016023683 A BR112016023683 A BR 112016023683A BR 112016023683 A BR112016023683 A BR 112016023683A BR 112016023683 A2 BR112016023683 A2 BR 112016023683A2
- Authority
- BR
- Brazil
- Prior art keywords
- layer
- interconnect
- dielectric layer
- cavity
- package substrate
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/30—Structure, shape, material or disposition of the layer connectors prior to the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
- H05K1/0298—Multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
- H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/422—Plated through-holes or plated via connections characterised by electroless plating method; pretreatment therefor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/425—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/429—Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/0344—Electroless sublayer, e.g. Ni, Co, Cd or Ag; Transferred electroless sublayer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09009—Substrate related
- H05K2201/09036—Recesses or grooves in insulating substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10227—Other objects, e.g. metallic pieces
- H05K2201/10378—Interposers
Abstract
algumas características inovadoras referem-se a um substrato que inclui uma primeira camada dielétrica, uma primeira interconexão, uma primeira cavidade, e uma primeira camada de metal não elétrico. a primeira camada dielétrica inclui uma primeira superfície e uma segunda superfície. a primeira interconexão está na primeira superfície da camada de substrato. a primeira cavidade atravessa a primeira superfície da primeira camada dielétrica. a primeira camada de metal não elétrico é formada pelo menos parcialmente na primeira cavidade. a primeira camada de metal não elétrico define uma segunda interconexão incorporada na primeira camada dielétrica. em algumas implementações, o substrato inclui ainda uma camada central. a camada central inclui uma primeira superfície e uma segunda superfície. a primeira superfície da camada central é acoplada à segunda superfície da primeira camada dielétrica. em algumas implementações, o substrato inclui ainda uma segunda camada dielétrica.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/251,486 US9609751B2 (en) | 2014-04-11 | 2014-04-11 | Package substrate comprising surface interconnect and cavity comprising electroless fill |
PCT/US2015/025150 WO2015157536A1 (en) | 2014-04-11 | 2015-04-09 | Package substrate comprising surface interconnect and cavity comprising electroless fill |
Publications (1)
Publication Number | Publication Date |
---|---|
BR112016023683A2 true BR112016023683A2 (pt) | 2017-08-15 |
Family
ID=52998260
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BR112016023683A BR112016023683A2 (pt) | 2014-04-11 | 2015-04-09 | substrato de pacote compreendendo interconexão de superfície e cavidade compreendendo preenchimento não elétrico |
Country Status (7)
Country | Link |
---|---|
US (1) | US9609751B2 (pt) |
EP (1) | EP3130007B1 (pt) |
JP (1) | JP6240342B2 (pt) |
KR (1) | KR101831643B1 (pt) |
CN (1) | CN106165093B (pt) |
BR (1) | BR112016023683A2 (pt) |
WO (1) | WO2015157536A1 (pt) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ITUB20155408A1 (it) * | 2015-11-10 | 2017-05-10 | St Microelectronics Srl | Substrato di packaging per dispositivi a semiconduttore, dispositivo e procedimento corrispondenti |
EP3373714B1 (en) * | 2017-03-08 | 2023-08-23 | AT & S Austria Technologie & Systemtechnik Aktiengesellschaft | Hybrid component carrier and method for manufacturing the same |
US20190067178A1 (en) * | 2017-08-30 | 2019-02-28 | Qualcomm Incorporated | Fine pitch and spacing interconnects with reserve interconnect portion |
US11637057B2 (en) * | 2019-01-07 | 2023-04-25 | Qualcomm Incorporated | Uniform via pad structure having covered traces between partially covered pads |
US11410968B2 (en) | 2019-10-18 | 2022-08-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device and method of forming the same |
CN114900946A (zh) * | 2022-03-28 | 2022-08-12 | 诚亿电子(嘉兴)有限公司 | 一种微间距slp类载板及其制备工艺 |
Family Cites Families (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3965277A (en) * | 1972-05-09 | 1976-06-22 | Massachusetts Institute Of Technology | Photoformed plated interconnection of embedded integrated circuit chips |
US4372996A (en) * | 1972-05-09 | 1983-02-08 | Massachusetts Institute Of Technology | Method for metallizing aluminum pads of an integrated circuit chip |
US4150177A (en) * | 1976-03-31 | 1979-04-17 | Massachusetts Institute Of Technology | Method for selectively nickeling a layer of polymerized polyester resin |
JPH05308175A (ja) * | 1992-04-02 | 1993-11-19 | Nec Corp | 印刷配線板 |
US5945741A (en) * | 1995-11-21 | 1999-08-31 | Sony Corporation | Semiconductor chip housing having a reinforcing plate |
US5854128A (en) | 1996-04-29 | 1998-12-29 | Micron Technology, Inc. | Method for reducing capacitive coupling between conductive lines |
JP3214696B2 (ja) * | 1999-12-24 | 2001-10-02 | 松下電器産業株式会社 | パワーモジュール及びその製造方法 |
CN1173401C (zh) * | 2001-06-08 | 2004-10-27 | 财团法人工业技术研究院 | 无电镀形成双层以上金属凸块的制备方法 |
EP1622435A1 (en) * | 2004-07-28 | 2006-02-01 | ATOTECH Deutschland GmbH | Method of manufacturing an electronic circuit assembly using direct write techniques |
US7795150B2 (en) | 2004-11-29 | 2010-09-14 | Renesas Electronics America Inc. | Metal capping of damascene structures to improve reliability using hyper selective chemical-mechanical deposition |
TWI315657B (en) * | 2005-06-07 | 2009-10-01 | Phoenix Prec Technology Corp | Reverse build-up structure of circuit board |
JP2007088288A (ja) * | 2005-09-22 | 2007-04-05 | Sumitomo Electric Ind Ltd | 回路基板、その製造方法及び多層回路基板 |
TWI278263B (en) * | 2006-02-15 | 2007-04-01 | Phoenix Prec Technology Corp | Circuit board structure and method for fabricating the same |
JP5117692B2 (ja) * | 2006-07-14 | 2013-01-16 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
TWI324033B (en) * | 2006-08-07 | 2010-04-21 | Unimicron Technology Corp | Method for fabricating a flip-chip substrate |
US7589398B1 (en) * | 2006-10-04 | 2009-09-15 | Amkor Technology, Inc. | Embedded metal features structure |
US8461460B2 (en) | 2008-07-09 | 2013-06-11 | Invensas Corporation | Microelectronic interconnect element with decreased conductor spacing |
US7897502B2 (en) | 2008-09-10 | 2011-03-01 | Stats Chippac, Ltd. | Method of forming vertically offset bond on trace interconnects on recessed and raised bond fingers |
JP5026400B2 (ja) | 2008-12-12 | 2012-09-12 | 新光電気工業株式会社 | 配線基板及びその製造方法 |
TW201041469A (en) * | 2009-05-12 | 2010-11-16 | Phoenix Prec Technology Corp | Coreless packaging substrate, carrier thereof, and method for manufacturing the same |
TWI390692B (zh) * | 2009-06-23 | 2013-03-21 | Unimicron Technology Corp | 封裝基板與其製法暨基材 |
JPWO2011024939A1 (ja) * | 2009-08-28 | 2013-01-31 | 日本電気株式会社 | 半導体装置およびその製造方法 |
TW201110839A (en) * | 2009-09-04 | 2011-03-16 | Advanced Semiconductor Eng | Substrate structure and method for manufacturing the same |
TWI400025B (zh) * | 2009-12-29 | 2013-06-21 | Subtron Technology Co Ltd | 線路基板及其製作方法 |
JP2011222948A (ja) * | 2010-03-24 | 2011-11-04 | Ngk Spark Plug Co Ltd | 配線基板の製造方法 |
US8610001B2 (en) * | 2010-05-21 | 2013-12-17 | Ibiden Co., Ltd. | Printed wiring board and method for manufacturing printed wiring board |
US8492197B2 (en) | 2010-08-17 | 2013-07-23 | Stats Chippac, Ltd. | Semiconductor device and method of forming vertically offset conductive pillars over first substrate aligned to vertically offset BOT interconnect sites formed over second substrate |
KR101095161B1 (ko) * | 2010-10-07 | 2011-12-16 | 삼성전기주식회사 | 전자부품 내장형 인쇄회로기판 |
JP5640667B2 (ja) * | 2010-11-05 | 2014-12-17 | 富士通株式会社 | 回路基板の製造方法 |
US20150048515A1 (en) * | 2013-08-15 | 2015-02-19 | Chong Zhang | Fabrication of a substrate with an embedded die using projection patterning and associated package configurations |
US8772951B1 (en) * | 2013-08-29 | 2014-07-08 | Qualcomm Incorporated | Ultra fine pitch and spacing interconnects for substrate |
-
2014
- 2014-04-11 US US14/251,486 patent/US9609751B2/en active Active
-
2015
- 2015-04-09 CN CN201580019033.3A patent/CN106165093B/zh active Active
- 2015-04-09 WO PCT/US2015/025150 patent/WO2015157536A1/en active Application Filing
- 2015-04-09 KR KR1020167027564A patent/KR101831643B1/ko active IP Right Grant
- 2015-04-09 EP EP15718326.0A patent/EP3130007B1/en active Active
- 2015-04-09 BR BR112016023683A patent/BR112016023683A2/pt not_active IP Right Cessation
- 2015-04-09 JP JP2016559558A patent/JP6240342B2/ja active Active
Also Published As
Publication number | Publication date |
---|---|
US9609751B2 (en) | 2017-03-28 |
JP2017517872A (ja) | 2017-06-29 |
EP3130007B1 (en) | 2021-09-29 |
KR20160144367A (ko) | 2016-12-16 |
JP6240342B2 (ja) | 2017-11-29 |
US20150296616A1 (en) | 2015-10-15 |
KR101831643B1 (ko) | 2018-02-23 |
CN106165093B (zh) | 2019-03-05 |
CN106165093A (zh) | 2016-11-23 |
EP3130007A1 (en) | 2017-02-15 |
WO2015157536A1 (en) | 2015-10-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
BR112016023683A2 (pt) | substrato de pacote compreendendo interconexão de superfície e cavidade compreendendo preenchimento não elétrico | |
AR093122A1 (es) | Conductor aereo recubierto y metodo para hacerlo | |
BR112018003179A2 (pt) | conjugados e variantes de albumina | |
BR112017019352A2 (pt) | composições tópicas comprimidas a corticosteróide aplicações relacionadas | |
BR112017011433A2 (pt) | roda abrasiva não tecida com uma camada de barreira à umidade | |
FI20155150A (fi) | Koostumus krapulan oireiden ehkäisemiseksi | |
BR122020011353A8 (pt) | Artigo absorvente | |
BR112017028482A2 (pt) | contato elétrico que tem pontas com bordas de comprimentos diferentes | |
BR112016023947A2 (pt) | padrão entre padrão para substrato de perfil baixo | |
CO2018004191A2 (es) | Productos de construcción con grafeno u óxido de grafeno | |
BR112015027517A2 (pt) | membro de vedação e aparelho de moldagem de alimento | |
ES1187358Y (es) | Un calcetin con una suela que comprende superficies estampadas en relieve conformadas hexagonalmente | |
PL23513S2 (pl) | Opakowanie na karafke i kieliszki | |
PL124477U1 (pl) | Tektura warstwowa | |
CN302533331S (zh) | 包装瓶 | |
CN302516079S (zh) | 电钻 | |
CN302590446S (zh) | 工作灯(wl3012c) | |
CN302516372S (zh) | 弧背瓶 | |
CN302525987S (zh) | 电梯安全钳底座 | |
CN302571103S (zh) | 工作灯(jf709) | |
CN302478927S (zh) | 工具盒 | |
CN302576778S (zh) | 酒瓶(7) | |
CN302576765S (zh) | 酒瓶(5) | |
CN302429755S (zh) | 飞机 | |
CN302465647S (zh) | 包装盒 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
B08F | Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette] |
Free format text: REFERENTE A 5A ANUIDADE. |
|
B08K | Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette] |
Free format text: REFERENTE AO DESPACHO 8.6 PUBLICADO NA RPI 2561 DE 04/02/2020. |
|
B350 | Update of information on the portal [chapter 15.35 patent gazette] |