AU2001276732A1 - Memory access controller - Google Patents

Memory access controller

Info

Publication number
AU2001276732A1
AU2001276732A1 AU2001276732A AU7673201A AU2001276732A1 AU 2001276732 A1 AU2001276732 A1 AU 2001276732A1 AU 2001276732 A AU2001276732 A AU 2001276732A AU 7673201 A AU7673201 A AU 7673201A AU 2001276732 A1 AU2001276732 A1 AU 2001276732A1
Authority
AU
Australia
Prior art keywords
memory access
access controller
controller
memory
access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2001276732A
Other languages
English (en)
Inventor
Tetsuya Ikeda
Minoru Okamoto
Toshitsugu Sawai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Publication of AU2001276732A1 publication Critical patent/AU2001276732A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668Details of memory controller
    • G06F13/1689Synchronisation and timing concerns

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Memory System (AREA)
  • Executing Machine-Instructions (AREA)
AU2001276732A 2000-08-30 2001-08-06 Memory access controller Abandoned AU2001276732A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2000-261817 2000-08-30
JP2000261817A JP2002073406A (ja) 2000-08-30 2000-08-30 メモリアクセス制御装置
PCT/JP2001/006720 WO2002019113A1 (fr) 2000-08-30 2001-08-06 Controleur d'acces de memoire

Publications (1)

Publication Number Publication Date
AU2001276732A1 true AU2001276732A1 (en) 2002-03-13

Family

ID=18749598

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2001276732A Abandoned AU2001276732A1 (en) 2000-08-30 2001-08-06 Memory access controller

Country Status (6)

Country Link
US (1) US20020174312A1 (ja)
EP (1) EP1315090A1 (ja)
JP (1) JP2002073406A (ja)
CN (1) CN1388928A (ja)
AU (1) AU2001276732A1 (ja)
WO (1) WO2002019113A1 (ja)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100782307B1 (ko) * 2006-04-26 2007-12-06 삼성전자주식회사 하드 디스크 드라이브의 동작 클럭 주파수를 제어하는방법, 기록매체, 및 하드 디스크 드라이브
FR2916066A1 (fr) * 2007-05-10 2008-11-14 Samsung Electronics Co Ltd Procede pour faire fonctionner un dispositif a memoire et dispositif electronique
KR100914265B1 (ko) 2007-05-10 2009-08-27 삼성전자주식회사 비휘발성 메모리 장치, 그것을 포함한 메모리 시스템 및그것의 읽기 방법
TWI361354B (en) 2007-09-11 2012-04-01 Realtek Semiconductor Corp Memory access controlling apparatus and related method
CN101452416B (zh) * 2007-11-28 2012-07-18 瑞昱半导体股份有限公司 存储器存取控制装置与相关方法
CH699207B1 (fr) * 2008-07-25 2013-05-15 Em Microelectronic Marin Sa Circuit processeur à mémoire partagée.
CN104346484A (zh) * 2013-07-31 2015-02-11 上海华虹集成电路有限责任公司 带非易失性存储器的处理器芯片仿真器
CN105242874B (zh) * 2015-09-09 2017-03-08 天津瑞发科半导体技术有限公司 一种闪存存储器控制装置及一种闪存移动存储装置
WO2023155165A1 (en) * 2022-02-18 2023-08-24 Telefonaktiebolaget Lm Ericsson (Publ) Method and apparatus for performing periodic task

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4588097A (en) * 1984-04-03 1986-05-13 Hauser Ivo J Safety closure cap for containers
JPH02311943A (ja) * 1989-05-29 1990-12-27 Oki Electric Ind Co Ltd Cpuのウエイト動作制御回路
GB9012041D0 (en) * 1990-05-30 1990-07-18 Beeson & Sons Ltd Improvements in or relating to containers
JPH0635839A (ja) * 1992-07-10 1994-02-10 Hitachi Ltd システムコントローラ
JPH0675852A (ja) * 1992-08-26 1994-03-18 Yaskawa Electric Corp メモリアクセス高速化回路
DE4231703C2 (de) * 1992-09-22 1996-01-11 Siemens Ag Mikroprozessor mit CPU und EEPROM
JPH08147161A (ja) * 1994-11-21 1996-06-07 Nec Corp データ処理装置
US5627835A (en) * 1995-04-04 1997-05-06 Oki Telecom Artificial window size interrupt reduction system for CDMA receiver
JP3562215B2 (ja) * 1997-05-13 2004-09-08 セイコーエプソン株式会社 マイクロコンピュータ及び電子機器
JPH11167515A (ja) * 1997-10-03 1999-06-22 Matsushita Electric Ind Co Ltd データ伝送装置及びデータ伝送方法

Also Published As

Publication number Publication date
EP1315090A1 (en) 2003-05-28
US20020174312A1 (en) 2002-11-21
WO2002019113A1 (fr) 2002-03-07
CN1388928A (zh) 2003-01-01
JP2002073406A (ja) 2002-03-12

Similar Documents

Publication Publication Date Title
AU2001278328A1 (en) Distributive access controller
GB9930413D0 (en) Memory controller
AU2001271918A1 (en) Localized access
GB2420891B (en) Improved memory controller
AU2001237561A1 (en) Data access
AU2001261177A1 (en) Access control processor
AU2001268657A1 (en) Multilevel memory access method
GB0122568D0 (en) DRAM refresh command operation
AU2002324462A1 (en) Tmart memory
AU2003246251A1 (en) Magnetic random access memory
AU2002228665A1 (en) Workflow access control
AU2001265045A1 (en) Memory controller hub
GB0011438D0 (en) Memory aid
EP1251520B8 (en) Random access memory
AU2001276732A1 (en) Memory access controller
AU7304700A (en) Memory devices
AU2003252713A1 (en) Magnetic random access memory
AU2000267038A1 (en) Fast random access scheme
GB2356002B (en) Access control
AUPQ588100A0 (en) Thermostat controller
GB0103132D0 (en) Direct memory access controller
GB2367645B (en) Memory access control
AU2002239502A1 (en) Boundary addressable memory
GB2366634B (en) Memory addressing
AU2001280547A1 (en) Partitioned random access memory