ATE84166T1 - Cmos-datenregister. - Google Patents
Cmos-datenregister.Info
- Publication number
- ATE84166T1 ATE84166T1 AT87303478T AT87303478T ATE84166T1 AT E84166 T1 ATE84166 T1 AT E84166T1 AT 87303478 T AT87303478 T AT 87303478T AT 87303478 T AT87303478 T AT 87303478T AT E84166 T1 ATE84166 T1 AT E84166T1
- Authority
- AT
- Austria
- Prior art keywords
- data register
- transfer gates
- storage devices
- stage
- cmos data
- Prior art date
Links
- 230000007423 decrease Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/3562—Bistable circuits of the primary-secondary type
- H03K3/35625—Bistable circuits of the primary-secondary type using complementary field-effect transistors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
Landscapes
- Shift Register Type Memory (AREA)
- Logic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/856,920 US4692634A (en) | 1986-04-28 | 1986-04-28 | Selectable multi-input CMOS data register |
| EP87303478A EP0244142B1 (de) | 1986-04-28 | 1987-04-21 | CMOS-Datenregister |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| ATE84166T1 true ATE84166T1 (de) | 1993-01-15 |
Family
ID=25324777
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| AT87303478T ATE84166T1 (de) | 1986-04-28 | 1987-04-21 | Cmos-datenregister. |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US4692634A (de) |
| EP (1) | EP0244142B1 (de) |
| JP (1) | JPH0738279B2 (de) |
| AT (1) | ATE84166T1 (de) |
| DE (1) | DE3783264T2 (de) |
Families Citing this family (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2852545B2 (ja) * | 1989-11-14 | 1999-02-03 | チッソ株式会社 | 複数の不斉点を持つ光学活性化合物および製造法 |
| US5126596A (en) * | 1991-03-18 | 1992-06-30 | Motorola, Inc. | Transmission gate having a pass transistor with feedback |
| EP0554828B1 (de) * | 1992-02-04 | 1997-07-16 | Mitsubishi Denki Kabushiki Kaisha | Schieberegisterschaltung |
| JPH08139572A (ja) * | 1994-11-07 | 1996-05-31 | Mitsubishi Electric Corp | ラッチ回路 |
| US5543731A (en) * | 1995-03-31 | 1996-08-06 | International Business Machines Corporation | Dynamic and preset static multiplexer in front of latch circuit for use in static circuits |
| US5650733A (en) * | 1995-10-24 | 1997-07-22 | International Business Machines Corporation | Dynamic CMOS circuits with noise immunity |
| US5744995A (en) * | 1996-04-17 | 1998-04-28 | Xilinx, Inc. | Six-input multiplexer wtih two gate levels and three memory cells |
| US6002284A (en) * | 1996-04-24 | 1999-12-14 | Texas Instruments Incorporated | Split-slave dual-path D flip flop |
| US6020776A (en) * | 1998-06-22 | 2000-02-01 | Xilinx, Inc. | Efficient multiplexer structure for use in FPGA logic blocks |
| AU6334100A (en) * | 1999-04-30 | 2000-12-12 | Lockheed Martin Corporation | Method and apparatus for a scannable hybrid flip flop |
| AU4496600A (en) | 1999-04-30 | 2000-11-17 | Lockheed Martin Corporation | Method and apparatus for a single event upset (seu) tolerant clock splitter |
| US20080297219A1 (en) * | 2007-05-30 | 2008-12-04 | Sujan Manohar | Equal delay flip-flop based on localized feedback paths |
| JP2009211732A (ja) * | 2008-02-29 | 2009-09-17 | Eastman Kodak Co | シフトレジスタ回路および表示装置 |
| TWI451696B (zh) * | 2010-12-06 | 2014-09-01 | Mstar Semiconductor Inc | 多工器 |
| JP5949213B2 (ja) * | 2012-06-28 | 2016-07-06 | セイコーエプソン株式会社 | シフトレジスター回路、電気光学装置、及び電子機器 |
| KR20150019872A (ko) * | 2013-08-16 | 2015-02-25 | 에스케이하이닉스 주식회사 | 시프트 레지스터 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3395292A (en) * | 1965-10-19 | 1968-07-30 | Gen Micro Electronics Inc | Shift register using insulated gate field effect transistors |
| US3821711A (en) * | 1972-12-26 | 1974-06-28 | Ibm | Self adaptive compression and expansion apparatus for changing the length of digital information |
| US4031415A (en) * | 1975-10-22 | 1977-06-21 | Texas Instruments Incorporated | Address buffer circuit for semiconductor memory |
| JPS53112040A (en) * | 1977-03-11 | 1978-09-30 | Citizen Watch Co Ltd | Shift register circuit |
| US4132904A (en) * | 1977-07-28 | 1979-01-02 | Hughes Aircraft Company | Volatile/non-volatile logic latch circuit |
| US4569067A (en) * | 1983-08-04 | 1986-02-04 | Motorola, Inc. | Dual master shift register bit |
-
1986
- 1986-04-28 US US06/856,920 patent/US4692634A/en not_active Expired - Lifetime
-
1987
- 1987-04-21 DE DE8787303478T patent/DE3783264T2/de not_active Expired - Fee Related
- 1987-04-21 EP EP87303478A patent/EP0244142B1/de not_active Expired - Lifetime
- 1987-04-21 AT AT87303478T patent/ATE84166T1/de not_active IP Right Cessation
- 1987-04-27 JP JP62106183A patent/JPH0738279B2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| DE3783264D1 (de) | 1993-02-11 |
| EP0244142A2 (de) | 1987-11-04 |
| JPH0738279B2 (ja) | 1995-04-26 |
| DE3783264T2 (de) | 1993-07-01 |
| EP0244142A3 (en) | 1990-01-31 |
| JPS62285300A (ja) | 1987-12-11 |
| US4692634A (en) | 1987-09-08 |
| EP0244142B1 (de) | 1992-12-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE3783264D1 (de) | Cmos-datenregister. | |
| KR920022676A (ko) | 전자 플립-플롭 회로 | |
| KR910006849A (ko) | 반도체 집적회로 장치 | |
| DE3485235D1 (de) | Eingangssignalpegelwandler fuer eine mos-digitalschaltung. | |
| EP0383009A3 (de) | Leseverstärker für einen Halbleiter-Speicher | |
| CA2101559A1 (en) | Complementary logic input parallel (clip) logic circuit family | |
| DE3875450D1 (de) | Cmos-verriegelungsschaltungen. | |
| DE3169127D1 (en) | Input circuit for an integrated monolithic semiconductor memory using field effect transistors | |
| KR880002325A (ko) | Cmost 입력 버퍼 | |
| DE69414310D1 (de) | Integrierte Halbleiterschaltung mit Prüfschaltung | |
| EP0169351A3 (de) | Chip mit integrierter Schaltung in Form einer Gate-Anordnung | |
| DE3883291D1 (de) | Verriegelungsschaltung mit mos-transistoren und schieberegister mit solchen verriegelungsschaltungen. | |
| KR880013324A (ko) | 게이트어레이 | |
| ATE84637T1 (de) | Schaltungsanordnung zur identifikation integrierter halbleiterschaltkreise. | |
| DE69033265D1 (de) | Integrierte Halbleiterschaltung mit P- und N-Kanal-MOS-Transistoren | |
| JPS6441924A (en) | Logic circuit | |
| KR870008438A (ko) | 클록신호 발생회로 | |
| KR930022728A (ko) | D 플립플롭 회로 | |
| RU96124551A (ru) | Устройство считывания для двухмерных приемников изображения | |
| JPS62145741A (ja) | Cmosゲ−トアレイ | |
| ATE57049T1 (de) | Multiplexier-dekodier-schaltungseinheit. | |
| KR890006531Y1 (ko) | 논리소자 집적회로 | |
| DE3672345D1 (de) | Integrierbare dekodierschaltung. | |
| JPS614979A (ja) | 半導体集積回路装置 | |
| EP0269235A3 (de) | Halbleiterfestwerkspeicheranordnung von hoher Dichte und mit schneller Wirkung |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| UEP | Publication of translation of european patent specification | ||
| REN | Ceased due to non-payment of the annual fee |