ATE71762T1 - Scheibenbereichsschaltungsintegrierter speicher. - Google Patents
Scheibenbereichsschaltungsintegrierter speicher.Info
- Publication number
- ATE71762T1 ATE71762T1 AT86904285T AT86904285T ATE71762T1 AT E71762 T1 ATE71762 T1 AT E71762T1 AT 86904285 T AT86904285 T AT 86904285T AT 86904285 T AT86904285 T AT 86904285T AT E71762 T1 ATE71762 T1 AT E71762T1
- Authority
- AT
- Austria
- Prior art keywords
- pct
- modules
- memory
- read
- transmit path
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/006—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation at wafer scale level, i.e. wafer scale integration [WSI]
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB8517699A GB2177825B (en) | 1985-07-12 | 1985-07-12 | Control system for chained circuit modules |
GB08525324A GB2178204B (en) | 1985-07-12 | 1985-10-15 | Wafer-scale integrated circuit memory |
EP86904285A EP0229144B1 (de) | 1985-07-12 | 1986-07-11 | Scheibenbereichsschaltungsintegrierter speicher |
PCT/GB1986/000400 WO1987000674A2 (en) | 1985-07-12 | 1986-07-11 | Wafer-scale integrated circuit memory |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE71762T1 true ATE71762T1 (de) | 1992-02-15 |
Family
ID=26289520
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT86904285T ATE71762T1 (de) | 1985-07-12 | 1986-07-11 | Scheibenbereichsschaltungsintegrierter speicher. |
Country Status (5)
Country | Link |
---|---|
US (1) | US5072424A (de) |
EP (1) | EP0229144B1 (de) |
AT (1) | ATE71762T1 (de) |
DE (1) | DE3683477D1 (de) |
WO (1) | WO1987000674A2 (de) |
Families Citing this family (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5191224A (en) * | 1987-04-22 | 1993-03-02 | Hitachi, Ltd. | Wafer scale of full wafer memory system, packaging method thereof, and wafer processing method employed therein |
GB8825780D0 (en) * | 1988-11-03 | 1988-12-07 | Microcomputer Tech Serv | Digital computer |
US5203005A (en) * | 1989-05-02 | 1993-04-13 | Horst Robert W | Cell structure for linear array wafer scale integration architecture with capability to open boundary i/o bus without neighbor acknowledgement |
GB9305801D0 (en) * | 1993-03-19 | 1993-05-05 | Deans Alexander R | Semiconductor memory system |
US6009501A (en) * | 1997-06-18 | 1999-12-28 | Micron Technology, Inc. | Method and apparatus for local control signal generation in a memory device |
US6032220A (en) * | 1997-07-18 | 2000-02-29 | Micron Technology, Inc. | Memory device with dual timing and signal latching control |
KR20050022798A (ko) * | 2003-08-30 | 2005-03-08 | 주식회사 이즈텍 | 유전자 어휘 분류체계를 이용하여 바이오 칩을 분석하기위한 시스템 및 그 방법 |
US8375146B2 (en) * | 2004-08-09 | 2013-02-12 | SanDisk Technologies, Inc. | Ring bus structure and its use in flash memory systems |
US8130560B1 (en) | 2006-11-13 | 2012-03-06 | Google Inc. | Multi-rank partial width memory modules |
US8077535B2 (en) | 2006-07-31 | 2011-12-13 | Google Inc. | Memory refresh apparatus and method |
US8111566B1 (en) | 2007-11-16 | 2012-02-07 | Google, Inc. | Optimal channel design for memory devices for providing a high-speed memory interface |
US8796830B1 (en) | 2006-09-01 | 2014-08-05 | Google Inc. | Stackable low-profile lead frame package |
US8386722B1 (en) | 2008-06-23 | 2013-02-26 | Google Inc. | Stacked DIMM memory interface |
US8438328B2 (en) | 2008-02-21 | 2013-05-07 | Google Inc. | Emulation of abstracted DIMMs using abstracted DRAMs |
US8359187B2 (en) | 2005-06-24 | 2013-01-22 | Google Inc. | Simulating a different number of memory circuit devices |
US8090897B2 (en) | 2006-07-31 | 2012-01-03 | Google Inc. | System and method for simulating an aspect of a memory circuit |
US8081474B1 (en) | 2007-12-18 | 2011-12-20 | Google Inc. | Embossed heat spreader |
US7386656B2 (en) | 2006-07-31 | 2008-06-10 | Metaram, Inc. | Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit |
US10013371B2 (en) | 2005-06-24 | 2018-07-03 | Google Llc | Configurable memory circuit system and method |
US8060774B2 (en) | 2005-06-24 | 2011-11-15 | Google Inc. | Memory systems and memory modules |
US20080028136A1 (en) | 2006-07-31 | 2008-01-31 | Schakel Keith R | Method and apparatus for refresh management of memory modules |
US9542352B2 (en) | 2006-02-09 | 2017-01-10 | Google Inc. | System and method for reducing command scheduling constraints of memory circuits |
US9171585B2 (en) | 2005-06-24 | 2015-10-27 | Google Inc. | Configurable memory circuit system and method |
US8335894B1 (en) | 2008-07-25 | 2012-12-18 | Google Inc. | Configurable memory system with interface circuit |
US8041881B2 (en) | 2006-07-31 | 2011-10-18 | Google Inc. | Memory device with emulated characteristics |
US8244971B2 (en) | 2006-07-31 | 2012-08-14 | Google Inc. | Memory circuit system and method |
US8397013B1 (en) | 2006-10-05 | 2013-03-12 | Google Inc. | Hybrid memory module |
US8089795B2 (en) | 2006-02-09 | 2012-01-03 | Google Inc. | Memory module with memory stack and interface with enhanced capabilities |
US20080082763A1 (en) | 2006-10-02 | 2008-04-03 | Metaram, Inc. | Apparatus and method for power management of memory circuits by a system or component thereof |
US7609567B2 (en) | 2005-06-24 | 2009-10-27 | Metaram, Inc. | System and method for simulating an aspect of a memory circuit |
US7392338B2 (en) | 2006-07-31 | 2008-06-24 | Metaram, Inc. | Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits |
US9507739B2 (en) | 2005-06-24 | 2016-11-29 | Google Inc. | Configurable memory circuit system and method |
US8055833B2 (en) | 2006-10-05 | 2011-11-08 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
US8327104B2 (en) | 2006-07-31 | 2012-12-04 | Google Inc. | Adjusting the timing of signals associated with a memory system |
KR101303518B1 (ko) | 2005-09-02 | 2013-09-03 | 구글 인코포레이티드 | Dram 적층 방법 및 장치 |
US9632929B2 (en) | 2006-02-09 | 2017-04-25 | Google Inc. | Translating an address associated with a command communicated between a system and memory circuits |
US7724589B2 (en) | 2006-07-31 | 2010-05-25 | Google Inc. | System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits |
US8209479B2 (en) | 2007-07-18 | 2012-06-26 | Google Inc. | Memory circuit system and method |
US8080874B1 (en) | 2007-09-14 | 2011-12-20 | Google Inc. | Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween |
WO2010144624A1 (en) | 2009-06-09 | 2010-12-16 | Google Inc. | Programming of dimm termination resistance values |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1377859A (en) * | 1972-08-03 | 1974-12-18 | Catt I | Digital integrated circuits |
JPS599117B2 (ja) * | 1977-04-11 | 1984-02-29 | 日本電気株式会社 | 記憶装置 |
US4316264A (en) * | 1980-01-08 | 1982-02-16 | Eliyahou Harari | Uniquely accessed RAM |
GB2128382B (en) * | 1980-08-21 | 1984-10-10 | Burroughs Corp | Conditionally-powered cells including wafer scale integrated circuit |
GB2089536B (en) * | 1980-12-12 | 1984-05-23 | Burroughs Corp | Improvement in or relating to wafer scale integrated circuits |
JPH0762958B2 (ja) * | 1983-06-03 | 1995-07-05 | 株式会社日立製作所 | Mos記憶装置 |
US4646270A (en) * | 1983-09-15 | 1987-02-24 | Motorola, Inc. | Video graphic dynamic RAM |
US4706216A (en) * | 1985-02-27 | 1987-11-10 | Xilinx, Inc. | Configurable logic element |
-
1986
- 1986-07-11 DE DE8686904285T patent/DE3683477D1/de not_active Expired - Fee Related
- 1986-07-11 EP EP86904285A patent/EP0229144B1/de not_active Expired - Lifetime
- 1986-07-11 WO PCT/GB1986/000400 patent/WO1987000674A2/en active IP Right Grant
- 1986-07-11 US US07/026,910 patent/US5072424A/en not_active Expired - Fee Related
- 1986-07-11 AT AT86904285T patent/ATE71762T1/de not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
WO1987000674A2 (en) | 1987-01-29 |
US5072424A (en) | 1991-12-10 |
EP0229144A1 (de) | 1987-07-22 |
DE3683477D1 (de) | 1992-02-27 |
EP0229144B1 (de) | 1992-01-15 |
WO1987000674A3 (en) | 1987-03-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE71762T1 (de) | Scheibenbereichsschaltungsintegrierter speicher. | |
WO1987000675A3 (en) | Control system for chained circuit modules | |
US4295205A (en) | Solid state mass memory system compatible with rotating disc memory equipment | |
KR910005308A (ko) | 반도체 메모리 | |
WO2003030138A1 (fr) | Memoire d'affichage, circuit d'attaque, ecran d'affichage et appareil d'information cellulaire | |
KR890013648A (ko) | 내부적으로 기입신호발생기능을 갖는 반도체 메모리장치 | |
WO1987003716A3 (en) | Fault tolerant memory system | |
TW349226B (en) | A test method of high speed memory devices in which limit conditions for the clock signals are defined | |
ATE67892T1 (de) | Integrierter halbleiterspeicher. | |
DE69025133D1 (de) | Halbleiterspeicheranordnung mit Eingangs-/Ausgangs-Datensignalleitungen, die Bitinformation in Hochgeschwindigkeit übertragen unabhängig von der Schwankung des Speisespannungssignals | |
JPS57130285A (en) | Static semiconductor memory | |
JPS57208686A (en) | Semiconductor storage device | |
JPS5423337A (en) | Semiconductor memory unit | |
JPS57167185A (en) | Memory circuit | |
GB2021825A (en) | Improvements in or relating to semi conductor circuits | |
SU1226473A1 (ru) | Устройство дл сопр жени источника и приемника информации | |
JPS6432491A (en) | Semiconductor storage device | |
JPS5712498A (en) | Integrated circuit device for memory | |
SU1474740A1 (ru) | Ассоциативна запоминающа чейка | |
JPS6423488A (en) | Memory | |
JPS56169287A (en) | Static memory | |
JPS57208688A (en) | Clock generating system | |
TW267221B (en) | Same-line multiple access method of built-in memory | |
JPS5748149A (en) | Memory device | |
JPS6429926A (en) | Fifo circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |