ATE464572T1 - Integrierte schaltungsanordnung und entwurfsverfahren - Google Patents

Integrierte schaltungsanordnung und entwurfsverfahren

Info

Publication number
ATE464572T1
ATE464572T1 AT06809673T AT06809673T ATE464572T1 AT E464572 T1 ATE464572 T1 AT E464572T1 AT 06809673 T AT06809673 T AT 06809673T AT 06809673 T AT06809673 T AT 06809673T AT E464572 T1 ATE464572 T1 AT E464572T1
Authority
AT
Austria
Prior art keywords
integrated circuit
compaction
network
test
circuit arrangement
Prior art date
Application number
AT06809673T
Other languages
English (en)
Inventor
Hendrikus Vranken
Original Assignee
Nxp Bv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nxp Bv filed Critical Nxp Bv
Application granted granted Critical
Publication of ATE464572T1 publication Critical patent/ATE464572T1/de

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31703—Comparison aspects, e.g. signature analysis, comparators
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/3193—Tester hardware, i.e. output processing circuits with comparison between actual response and known fault free response
    • G01R31/31932—Comparators

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Logic Circuits (AREA)
AT06809673T 2005-11-14 2006-10-23 Integrierte schaltungsanordnung und entwurfsverfahren ATE464572T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP05110725 2005-11-14
PCT/IB2006/053895 WO2007054845A2 (en) 2005-11-14 2006-10-23 Integrated circuit arrangement and design method

Publications (1)

Publication Number Publication Date
ATE464572T1 true ATE464572T1 (de) 2010-04-15

Family

ID=37946470

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06809673T ATE464572T1 (de) 2005-11-14 2006-10-23 Integrierte schaltungsanordnung und entwurfsverfahren

Country Status (8)

Country Link
US (1) US7945828B2 (de)
EP (1) EP1952168B1 (de)
JP (1) JP2009516164A (de)
CN (1) CN101310191B (de)
AT (1) ATE464572T1 (de)
DE (1) DE602006013690D1 (de)
TW (1) TW200736629A (de)
WO (1) WO2007054845A2 (de)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090150112A1 (en) * 2007-12-05 2009-06-11 Sun Microsystems, Inc. Scan method and system of testing chip having multiple cores
US9523736B2 (en) * 2014-06-19 2016-12-20 Nuvoton Technology Corporation Detection of fault injection attacks using high-fanout networks
CN104122497B (zh) * 2014-08-11 2016-09-21 中国科学院自动化研究所 集成电路内建自测试所需测试向量的生成电路及方法
CN108872837A (zh) * 2018-08-28 2018-11-23 长鑫存储技术有限公司 数据压缩电路、存储器、集成电路测试装置及测试方法
CN111175635B (zh) * 2019-12-31 2021-12-03 中国电子产品可靠性与环境试验研究所（（工业和信息化部电子第五研究所）（中国赛宝实验室）） 集成电路测试装置
TWI783555B (zh) * 2021-06-28 2022-11-11 瑞昱半導體股份有限公司 半導體裝置與測試脈衝訊號產生方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7552373B2 (en) * 2002-01-16 2009-06-23 Syntest Technologies, Inc. Method and apparatus for broadcasting scan patterns in a scan-based integrated circuit
US7243110B2 (en) * 2004-02-20 2007-07-10 Sand Technology Inc. Searchable archive
US7308634B2 (en) * 2005-04-01 2007-12-11 Kabushiki Kaisha Toshiba Systems and methods for LBIST testing using multiple functional subphases

Also Published As

Publication number Publication date
EP1952168A2 (de) 2008-08-06
DE602006013690D1 (de) 2010-05-27
CN101310191A (zh) 2008-11-19
EP1952168B1 (de) 2010-04-14
CN101310191B (zh) 2011-04-20
WO2007054845A2 (en) 2007-05-18
WO2007054845A3 (en) 2007-08-02
TW200736629A (en) 2007-10-01
JP2009516164A (ja) 2009-04-16
US20090024893A1 (en) 2009-01-22
US7945828B2 (en) 2011-05-17

Similar Documents

Publication Publication Date Title
ATE464572T1 (de) Integrierte schaltungsanordnung und entwurfsverfahren
DE60123316D1 (de) Steckverbindermodule für eine integrierte Schaltungsanordnung und integrierte Schaltungsanordnung geeignet dafür
DE60106116D1 (de) Entkopplungswiderstehende Anordnung für einen elektrischen Verbinder
TW200643441A (en) Simultaneous core testing in multi-core integrated circuits
DE60314915D1 (de) Kommunikationschnittstelle für diagnoseschaltungen einer integrierten schaltung
TW200706891A (en) Semiconductor integrated circuit and method for testing connection state between semiconductor integrated circuits
DE50214578D1 (de) Gehäuse für einen elektronischen schlüssel
DK1305432T3 (da) Muterede trichoderma reesei EGIII-cellulaser, DNA, der koder for sådanne EGIII-sammensætninger og fremgangsmåder til at frembringe samme
TWI368740B (en) Probe card,method of making the same and test environment for testing integrated circuits
DE602006006065D1 (de) Prüfen einer integrierten schaltung, die geheiminformationen enthält
TW200610129A (en) Technique for evaluating local electrical characteristics in semiconductor devices
CN105158674B (zh) 利用寄生效应的硬件木马检测方法和系统
SG166782A1 (en) Planar voltage contrast test structure and method
DE50100651D1 (de) Schutzvorrichtung für einen elektrischen verbraucher
DK1305430T3 (da) Muterede Trichoderma reesie EGIII cellulaser, DNA kodende for sådanne EGIII-sammensætninger og fremgangsmåde til opnåelse af de samme
ITRM20010644A0 (it) Apparecchiatura di collaudo di memorie con post-decodifica incrementata.
DE60110969D1 (de) Schaltung zum Schutz der Eingang für einen HF-Empfänger
TW200714909A (en) Method and system for encryption-based design obfuscation for an integrated circuit
DE69900463D1 (de) Gesicherte integrierte schaltungsanordnung durch verringerung der elektrischen charakeristiken
DE602006007485D1 (de) Unterbrechungsvorrichtung für eine datenkommunikationsleitung
FR2926435B1 (fr) Carte electronique comportant une plaque de circuit imprime et un equipement porte par cette plaque.
DE60316990D1 (de) LSI-Testanordnung und Testverfahren
TWI263121B (en) Grating patch arrangement and testing method thereof and lithographic apparatus
DE50105516D1 (de) Anordnung zum Testen eines integrierten Schaltkreises
DE50105446D1 (de) Anordnung zum Testen eines integrierten Schaltkreises

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties