DE602006013690D1 - Integrierte schaltungsanordnung und entwurfsverfahren - Google Patents

Integrierte schaltungsanordnung und entwurfsverfahren

Info

Publication number
DE602006013690D1
DE602006013690D1 DE602006013690T DE602006013690T DE602006013690D1 DE 602006013690 D1 DE602006013690 D1 DE 602006013690D1 DE 602006013690 T DE602006013690 T DE 602006013690T DE 602006013690 T DE602006013690 T DE 602006013690T DE 602006013690 D1 DE602006013690 D1 DE 602006013690D1
Authority
DE
Germany
Prior art keywords
integrated circuit
compaction
network
test
circuit arrangement
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602006013690T
Other languages
English (en)
Inventor
Hendrikus P Vranken
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP BV
Original Assignee
NXP BV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP BV filed Critical NXP BV
Publication of DE602006013690D1 publication Critical patent/DE602006013690D1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31703—Comparison aspects, e.g. signature analysis, comparators
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/3193—Tester hardware, i.e. output processing circuits with comparison between actual response and known fault free response
    • G01R31/31932—Comparators

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Logic Circuits (AREA)
DE602006013690T 2005-11-14 2006-10-23 Integrierte schaltungsanordnung und entwurfsverfahren Active DE602006013690D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP05110725 2005-11-14
PCT/IB2006/053895 WO2007054845A2 (en) 2005-11-14 2006-10-23 Integrated circuit arrangement and design method

Publications (1)

Publication Number Publication Date
DE602006013690D1 true DE602006013690D1 (de) 2010-05-27

Family

ID=37946470

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602006013690T Active DE602006013690D1 (de) 2005-11-14 2006-10-23 Integrierte schaltungsanordnung und entwurfsverfahren

Country Status (8)

Country Link
US (1) US7945828B2 (de)
EP (1) EP1952168B1 (de)
JP (1) JP2009516164A (de)
CN (1) CN101310191B (de)
AT (1) ATE464572T1 (de)
DE (1) DE602006013690D1 (de)
TW (1) TW200736629A (de)
WO (1) WO2007054845A2 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090150112A1 (en) * 2007-12-05 2009-06-11 Sun Microsystems, Inc. Scan method and system of testing chip having multiple cores
US9523736B2 (en) * 2014-06-19 2016-12-20 Nuvoton Technology Corporation Detection of fault injection attacks using high-fanout networks
CN104122497B (zh) * 2014-08-11 2016-09-21 中国科学院自动化研究所 集成电路内建自测试所需测试向量的生成电路及方法
CN111175635B (zh) * 2019-12-31 2021-12-03 中国电子产品可靠性与环境试验研究所（（工业和信息化部电子第五研究所）（中国赛宝实验室）） 集成电路测试装置
TWI783555B (zh) * 2021-06-28 2022-11-11 瑞昱半導體股份有限公司 半導體裝置與測試脈衝訊號產生方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7552373B2 (en) * 2002-01-16 2009-06-23 Syntest Technologies, Inc. Method and apparatus for broadcasting scan patterns in a scan-based integrated circuit
US7243110B2 (en) * 2004-02-20 2007-07-10 Sand Technology Inc. Searchable archive
US7308634B2 (en) * 2005-04-01 2007-12-11 Kabushiki Kaisha Toshiba Systems and methods for LBIST testing using multiple functional subphases

Also Published As

Publication number Publication date
WO2007054845A2 (en) 2007-05-18
US20090024893A1 (en) 2009-01-22
CN101310191A (zh) 2008-11-19
EP1952168B1 (de) 2010-04-14
CN101310191B (zh) 2011-04-20
JP2009516164A (ja) 2009-04-16
TW200736629A (en) 2007-10-01
WO2007054845A3 (en) 2007-08-02
ATE464572T1 (de) 2010-04-15
EP1952168A2 (de) 2008-08-06
US7945828B2 (en) 2011-05-17

Similar Documents

Publication Publication Date Title
DE60123316D1 (de) Steckverbindermodule für eine integrierte Schaltungsanordnung und integrierte Schaltungsanordnung geeignet dafür
DE60106116D1 (de) Entkopplungswiderstehende Anordnung für einen elektrischen Verbinder
DE602006013690D1 (de) Integrierte schaltungsanordnung und entwurfsverfahren
DE602006010453D1 (de) Verwürfelung der Strom-Signatur eines integrierten Schaltkreises
DE60314915D1 (de) Kommunikationschnittstelle für diagnoseschaltungen einer integrierten schaltung
TW200706891A (en) Semiconductor integrated circuit and method for testing connection state between semiconductor integrated circuits
TW200739084A (en) Probe card for semiconductor test
DK1305432T3 (da) Muterede trichoderma reesei EGIII-cellulaser, DNA, der koder for sådanne EGIII-sammensætninger og fremgangsmåder til at frembringe samme
DE602006006065D1 (de) Prüfen einer integrierten schaltung, die geheiminformationen enthält
TWI368740B (en) Probe card,method of making the same and test environment for testing integrated circuits
TWI315405B (en) Aparatus and methods for testing integrated circuit and methods for making tester
CN105158674B (zh) 利用寄生效应的硬件木马检测方法和系统
WO2006063043A3 (en) Reduced signaling interface method & apparatus
SG166782A1 (en) Planar voltage contrast test structure and method
TW200732053A (en) Cleaning member and probe device
ATE422011T1 (de) Verschlusseinrichtung für einen inspektionsschacht
DE69715472D1 (de) Herstellungsverfahren für einen integrierten schaltkreis und der damit hergetellte integrierte schaltkreis
ATE505069T1 (de) Anordnung zum elektrischen verbinden
TW200627569A (en) Semiconductor integrated circuit and its manufacturing method
DE602006007485D1 (de) Unterbrechungsvorrichtung für eine datenkommunikationsleitung
DE69900463D1 (de) Gesicherte integrierte schaltungsanordnung durch verringerung der elektrischen charakeristiken
FR2818476B1 (fr) Equipement electronique portable
FR2926435B1 (fr) Carte electronique comportant une plaque de circuit imprime et un equipement porte par cette plaque.
TWI263121B (en) Grating patch arrangement and testing method thereof and lithographic apparatus
DE60316990D1 (de) LSI-Testanordnung und Testverfahren

Legal Events

Date Code Title Description
8364 No opposition during term of opposition