ATE415703T1 - Herstellung von hohlräumen in einer siliziumscheibe - Google Patents

Herstellung von hohlräumen in einer siliziumscheibe

Info

Publication number
ATE415703T1
ATE415703T1 AT03799651T AT03799651T ATE415703T1 AT E415703 T1 ATE415703 T1 AT E415703T1 AT 03799651 T AT03799651 T AT 03799651T AT 03799651 T AT03799651 T AT 03799651T AT E415703 T1 ATE415703 T1 AT E415703T1
Authority
AT
Austria
Prior art keywords
production
cavities
insulation layer
silicon disc
layer
Prior art date
Application number
AT03799651T
Other languages
English (en)
Inventor
Walter Schwarzenbach
Christophe Maleville
Original Assignee
Soitec Silicon On Insulator
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from FR0216409A external-priority patent/FR2849269B1/fr
Application filed by Soitec Silicon On Insulator filed Critical Soitec Silicon On Insulator
Application granted granted Critical
Publication of ATE415703T1 publication Critical patent/ATE415703T1/de

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00436—Shaping materials, i.e. techniques for structuring the substrate or the layers on the substrate
    • B81C1/005—Bulk micromachining
    • B81C1/00507—Formation of buried layers by techniques other than deposition, e.g. by deep implantation of elements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/764—Air gaps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Power Engineering (AREA)
  • Toxicology (AREA)
  • Health & Medical Sciences (AREA)
  • Element Separation (AREA)
  • Thin Film Transistor (AREA)
  • Silicon Compounds (AREA)
  • Recrystallisation Techniques (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
AT03799651T 2002-12-20 2003-12-19 Herstellung von hohlräumen in einer siliziumscheibe ATE415703T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR0216409A FR2849269B1 (fr) 2002-12-20 2002-12-20 Procede de realisation de cavites dans une plaque de silicium
US44812403P 2003-02-20 2003-02-20

Publications (1)

Publication Number Publication Date
ATE415703T1 true ATE415703T1 (de) 2008-12-15

Family

ID=32683899

Family Applications (1)

Application Number Title Priority Date Filing Date
AT03799651T ATE415703T1 (de) 2002-12-20 2003-12-19 Herstellung von hohlräumen in einer siliziumscheibe

Country Status (5)

Country Link
EP (1) EP1573802B1 (de)
AT (1) ATE415703T1 (de)
AU (1) AU2003299368A1 (de)
DE (1) DE60324960D1 (de)
WO (1) WO2004059725A1 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5254549B2 (ja) * 2004-02-19 2013-08-07 インターナショナル・ビジネス・マシーンズ・コーポレーション 半導体複合構造体
FR2875947B1 (fr) * 2004-09-30 2007-09-07 Tracit Technologies Nouvelle structure pour microelectronique et microsysteme et procede de realisation
FR2876220B1 (fr) 2004-10-06 2007-09-28 Commissariat Energie Atomique Procede d'elaboration de structures empilees mixtes, a zones isolantes diverses et/ou zones de conduction electrique verticale localisees.
FR2897982B1 (fr) 2006-02-27 2008-07-11 Tracit Technologies Sa Procede de fabrication des structures de type partiellement soi, comportant des zones reliant une couche superficielle et un substrat
FR3000601B1 (fr) * 2012-12-28 2016-12-09 Commissariat Energie Atomique Procede de formation des espaceurs d'une grille d'un transistor

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4956314A (en) * 1989-05-30 1990-09-11 Motorola, Inc. Differential etching of silicon nitride
JPH06132262A (ja) * 1992-10-22 1994-05-13 Hitachi Ltd 薄膜のエッチング方法
FR2700065B1 (fr) * 1992-12-28 1995-02-10 Commissariat Energie Atomique Procédé de fabrication d'accéléromètres utilisant la technologie silicium sur isolant.
US5976945A (en) * 1997-11-20 1999-11-02 Vanguard International Semiconductor Corporation Method for fabricating a DRAM cell structure on an SOI wafer incorporating a two dimensional trench capacitor
US6335292B1 (en) * 1999-04-15 2002-01-01 Micron Technology, Inc. Method of controlling striations and CD loss in contact oxide etch
FR2795554B1 (fr) * 1999-06-28 2003-08-22 France Telecom Procede de gravure laterale par trous pour fabriquer des dis positifs semi-conducteurs

Also Published As

Publication number Publication date
WO2004059725A1 (fr) 2004-07-15
EP1573802B1 (de) 2008-11-26
EP1573802A1 (de) 2005-09-14
AU2003299368A1 (en) 2004-07-22
DE60324960D1 (de) 2009-01-08

Similar Documents

Publication Publication Date Title
SG169394A1 (en) Method for producing partial soi structures comprising zones connecting a superficial layer and a substrate
TW200501216A (en) Organic semiconductor device and method of manufacture of same
WO2005114719A3 (en) Method of forming a recessed structure employing a reverse tone process
TW200725753A (en) Method for fabricating silicon nitride spacer structures
ATE268943T1 (de) Soi substrat
TW200629377A (en) Use of Cl2 and/or HCl during silicon epitaxial film formation
TW200604609A (en) Method for manufacturing a master, master, method for manufacturing optical elements and optical element
SG143263A1 (en) A method for engineering hybrid orientation/material semiconductor substrate
TW200620664A (en) Semicomductor device and method for manufacturing the same
WO2002082554A1 (fr) Dispositif a semi-conducteur et son procede de fabrication
WO2007029178A3 (en) Method of manufacturing a semiconductor device with an isolation region and a device manufactured by the method
WO2003095358A3 (en) Method of forming manofluidic channels
ATE328366T1 (de) Halbleiterstruktur unter verwendung von opfermaterial und zugeörige herstellungsverfahren
TW200616014A (en) Method for manufacturing compound material wafers
ATE445233T1 (de) Nitrid-halbleiterbauelement mit einem trägersubstrat und verfahren zu seiner herstellung
WO2002084722A3 (fr) Substrat demontable a tenue mecanique controlee et procede de realisation
TW200631078A (en) A method of making a semiconductor structure for high power semiconductor devices
EP1365447A3 (de) Herstellungsverfahren eines Halbleitersubstrats
WO2003088370A3 (de) Hermetische verkapselung von organischen elektro-optischen elementen
NL1012430A1 (nl) Werkwijze voor het vervaardigen van halfgeleidereenheden, een etssamenstelling voor het vervaardigen van halfgeleidereenheden, en daarmee verkregen halfgeleidereenheden.
ATE329255T1 (de) Halbleiterbauelement als kapazitiver feuchtesensor, sowie ein verfahren zur herstellung des halbleiterbauelements
ATE515059T1 (de) Verfahren zur vergrösserung des gütefaktors einer induktivität in einer halbleiteranordnung
ATE548761T1 (de) Verfahren zur selektiven dotierung von silizium
TW200723417A (en) Semiconductor package structure and method for separating package of wafer level package
WO2003094224A8 (en) Process for manufacturing substrates with detachment of a temporary support, and associated substrate

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties