ATE401702T1 - Verfahren zur verbesserung der fehlerreduktion in einem digital/analog-umsetzer und digital/analog- umsetzer, in dem dieses verfahren angewendet wird - Google Patents
Verfahren zur verbesserung der fehlerreduktion in einem digital/analog-umsetzer und digital/analog- umsetzer, in dem dieses verfahren angewendet wirdInfo
- Publication number
- ATE401702T1 ATE401702T1 AT05718692T AT05718692T ATE401702T1 AT E401702 T1 ATE401702 T1 AT E401702T1 AT 05718692 T AT05718692 T AT 05718692T AT 05718692 T AT05718692 T AT 05718692T AT E401702 T1 ATE401702 T1 AT E401702T1
- Authority
- AT
- Austria
- Prior art keywords
- mapping
- digital
- analog converter
- signals
- output signals
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0634—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale
- H03M1/0643—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the spatial domain
- H03M1/0651—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the spatial domain by selecting the quantisation value generators in a non-sequential order, e.g. symmetrical
- H03M1/0653—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the spatial domain by selecting the quantisation value generators in a non-sequential order, e.g. symmetrical the order being based on measuring the error
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/74—Simultaneous conversion
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/74—Simultaneous conversion
- H03M1/742—Simultaneous conversion using current sources as quantisation value generators
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP04101625 | 2004-04-20 |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE401702T1 true ATE401702T1 (de) | 2008-08-15 |
Family
ID=34963764
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT05718692T ATE401702T1 (de) | 2004-04-20 | 2005-04-11 | Verfahren zur verbesserung der fehlerreduktion in einem digital/analog-umsetzer und digital/analog- umsetzer, in dem dieses verfahren angewendet wird |
Country Status (8)
Country | Link |
---|---|
US (1) | US7394414B2 (de) |
EP (1) | EP1741190B1 (de) |
JP (1) | JP2007534255A (de) |
KR (1) | KR20060135074A (de) |
CN (1) | CN1943116B (de) |
AT (1) | ATE401702T1 (de) |
DE (1) | DE602005008218D1 (de) |
WO (1) | WO2005104376A1 (de) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5500072B2 (ja) * | 2008-08-22 | 2014-05-21 | 日本電気株式会社 | ディジタル・アナログ変換回路 |
CN102449969B (zh) * | 2009-03-02 | 2015-07-01 | 三菱电机研究实验室股份有限公司 | 用于软逻辑函数的电路 |
US8164495B2 (en) * | 2009-11-12 | 2012-04-24 | Intersil Americas Inc. | Integrated non-linearity (INL) and differential non-linearity (DNL) correction techniques for digital-to-analog converters (DACS) |
FR2967261B1 (fr) * | 2010-11-08 | 2013-08-16 | Commissariat Energie Atomique | Procédé et dispositif de configuration de circuits électriques et/ou électroniques |
CN102522993B (zh) * | 2011-12-30 | 2014-06-04 | 清华大学 | 非对称电流源阵列的开关序列的生成方法、装置及其应用 |
CN102522988B (zh) * | 2011-12-30 | 2014-06-04 | 清华大学 | 对称电流源阵列的开关序列的生成方法、装置及其应用 |
US9344104B1 (en) * | 2013-05-18 | 2016-05-17 | S9Estre, Llc | Digital to analog converter and analog to digital converter calibration techniques |
EP2993845B1 (de) | 2014-09-04 | 2018-02-28 | Airbus Defence and Space GmbH | Verbesserung von Spreizspektrum-GMSK-Signalen |
US9491390B2 (en) * | 2014-11-26 | 2016-11-08 | Omnivision Technologies, Inc. | Method and system for implementing correlated multi-sampling with improved analog-to-digital converter linearity |
US9124287B1 (en) * | 2014-12-22 | 2015-09-01 | Pmc-Sierra Us, Inc. | Scrambler with built in test capabilities for unary DAC |
US9577657B1 (en) | 2016-05-02 | 2017-02-21 | Analog Devices, Inc. | Delta sigma patterns for calibrating a digital-to-analog converter |
FR3059455B1 (fr) * | 2016-11-29 | 2020-09-25 | Continental Automotive France | Procede et dispositif de detection de presence pour vehicule automobile |
WO2020172769A1 (zh) | 2019-02-25 | 2020-09-03 | 深圳市汇顶科技股份有限公司 | 数据转换器以及相关模数转换器、数模转换器及芯片 |
CN111431528B (zh) * | 2020-04-10 | 2023-11-28 | 上海安路信息科技股份有限公司 | Dac误差补偿方法及误差补偿系统 |
TWI768973B (zh) | 2021-06-17 | 2022-06-21 | 瑞昱半導體股份有限公司 | 校正輸出電流的方法、電流控制系統及電壓控制系統 |
US11967968B2 (en) * | 2022-01-28 | 2024-04-23 | Texas Instruments Incorporated | Apparatus and method of over-current limit for multi-channel digital-to-analog converters |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04162830A (ja) * | 1990-10-26 | 1992-06-08 | Nec Corp | D/aコンバータ |
US6118398A (en) | 1998-09-08 | 2000-09-12 | Intersil Corporation | Digital-to-analog converter including current sources operable in a predetermined sequence and associated methods |
WO2001076073A1 (en) * | 2000-04-04 | 2001-10-11 | Koninklijke Philips Electronics N.V. | A digital to analog converter |
WO2003021790A2 (en) * | 2001-09-01 | 2003-03-13 | Technische Universiteit Eindhoven | Error optimization in digital to analog conversion |
AU2002255056A1 (en) * | 2002-05-27 | 2003-12-12 | Nokia Corporation | Method for calibrating a digital-to-analog converter and a digital-to-analog converter |
-
2005
- 2005-04-11 WO PCT/IB2005/051185 patent/WO2005104376A1/en active IP Right Grant
- 2005-04-11 AT AT05718692T patent/ATE401702T1/de not_active IP Right Cessation
- 2005-04-11 US US11/587,105 patent/US7394414B2/en active Active
- 2005-04-11 KR KR1020067024084A patent/KR20060135074A/ko not_active Application Discontinuation
- 2005-04-11 JP JP2007509020A patent/JP2007534255A/ja not_active Withdrawn
- 2005-04-11 CN CN2005800118337A patent/CN1943116B/zh active Active
- 2005-04-11 DE DE602005008218T patent/DE602005008218D1/de active Active
- 2005-04-11 EP EP05718692A patent/EP1741190B1/de active Active
Also Published As
Publication number | Publication date |
---|---|
WO2005104376A1 (en) | 2005-11-03 |
EP1741190B1 (de) | 2008-07-16 |
US7394414B2 (en) | 2008-07-01 |
JP2007534255A (ja) | 2007-11-22 |
KR20060135074A (ko) | 2006-12-28 |
US20070222653A1 (en) | 2007-09-27 |
EP1741190A1 (de) | 2007-01-10 |
CN1943116A (zh) | 2007-04-04 |
DE602005008218D1 (de) | 2008-08-28 |
CN1943116B (zh) | 2011-05-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE401702T1 (de) | Verfahren zur verbesserung der fehlerreduktion in einem digital/analog-umsetzer und digital/analog- umsetzer, in dem dieses verfahren angewendet wird | |
GB2439703A (en) | Multi-channel digital to analog (D/A) conversion | |
US7230556B2 (en) | Analog signal generation using a delta-sigma modulator | |
TW200701653A (en) | A digital-to-analog converter | |
WO2008146301A3 (en) | Successive approximation anaglog-to-digital converter with inbuilt redundancy | |
ATE523963T1 (de) | Verfahren und vorrichtung zur analog-digital umsetzung | |
US10615820B2 (en) | Systems and methods for digital excess loop delay compensation in a continuous time delta sigma modulator | |
US7414558B2 (en) | Digital to analog conversion using summation of multiple DACs | |
ATE493797T1 (de) | System und verfahren zum dither-anpassen in einen delta-sigma-modulator | |
US7304593B2 (en) | Linearization circuit with digital element matching for digital-to-analog converters | |
DE602005006792D1 (de) | Verfahren und System zur Digital-Analog-Wandlung unter Anwendung eines Mehrzweckstromsummierers | |
AU2003279482A1 (en) | Non-linear distribution of voltage steps in flash-type a/d converters | |
ATE544239T1 (de) | Analog/digitalwandler mit einer sar-topologie sowie zugehöriges verfahren | |
ATE540478T1 (de) | Analog-digital-umsetzer und verfahren zur analog- digital-umsetzung | |
Jiang et al. | Gray-code input DAC architecture for clean signal generation | |
EP1202459A3 (de) | Segmentierte Schaltungsanordnung | |
TW200703920A (en) | An averaging analog to digital converter | |
PL1994526T3 (pl) | Połączona synteza i uprzestrzennienie dźwięków | |
ATE345595T1 (de) | Analog-/digitalwandler und verfahren zur erzeugung eines zwischenkodes für einen analog- /digitalwandler | |
ATE417408T1 (de) | Verfahren zum kalibrieren eines mehrbit- digital/analog-umsetzers, mehrbit-digital/analog- umsetzer, in dem dieses verfahren angewandt wird, und mit einem solchen mehrbit-digital/analog- umsetzer ausgestatteter umsetzer | |
AU2003249525A1 (en) | Digital-to-analog converter comprising means for improving the conversion linearity | |
SE0201272L (sv) | Digital-/Analogomvandlare med felkompensering | |
KR20100038755A (ko) | 알고리즘 아날로그-디지털 변환기 | |
ATE535998T1 (de) | Bereichskomprimierung beim überabtasten von analog-digital-wandlern mittels unterschiedlicher eingangssignale | |
KR100866509B1 (ko) | 아날로그-디지털 신호 변환장치 및 변환방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |