ATE187845T1 - Verfahren zur isolierung von halbleiteranordnungen in einem substrat - Google Patents
Verfahren zur isolierung von halbleiteranordnungen in einem substratInfo
- Publication number
- ATE187845T1 ATE187845T1 AT87302574T AT87302574T ATE187845T1 AT E187845 T1 ATE187845 T1 AT E187845T1 AT 87302574 T AT87302574 T AT 87302574T AT 87302574 T AT87302574 T AT 87302574T AT E187845 T1 ATE187845 T1 AT E187845T1
- Authority
- AT
- Austria
- Prior art keywords
- substrate
- regions
- mask
- mesa structures
- epitaxial layer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76205—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
- H01L21/76208—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region using auxiliary pillars in the recessed region, e.g. to form LOCOS over extended areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76213—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
- H01L21/76216—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/844,908 US4696095A (en) | 1986-03-27 | 1986-03-27 | Process for isolation using self-aligned diffusion process |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE187845T1 true ATE187845T1 (de) | 2000-01-15 |
Family
ID=25293937
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT87302574T ATE187845T1 (de) | 1986-03-27 | 1987-03-25 | Verfahren zur isolierung von halbleiteranordnungen in einem substrat |
Country Status (5)
Country | Link |
---|---|
US (1) | US4696095A (de) |
EP (1) | EP0239384B1 (de) |
JP (1) | JPS62232142A (de) |
AT (1) | ATE187845T1 (de) |
DE (1) | DE3752303D1 (de) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6362272A (ja) * | 1986-09-02 | 1988-03-18 | Seiko Instr & Electronics Ltd | 半導体装置の製造方法 |
GB8905511D0 (en) * | 1989-03-10 | 1989-04-19 | British Telecomm | Preparing substrates |
US4948456A (en) * | 1989-06-09 | 1990-08-14 | Delco Electronics Corporation | Confined lateral selective epitaxial growth |
WO1996017379A1 (en) * | 1994-11-28 | 1996-06-06 | Advanced Micro Devices, Inc. | A method and system for providing an integrated circuit device that allows for a high field threshold voltage utilizing oxide spacers |
US5907768A (en) * | 1996-08-16 | 1999-05-25 | Kobe Steel Usa Inc. | Methods for fabricating microelectronic structures including semiconductor islands |
US5930644A (en) * | 1997-07-23 | 1999-07-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of forming a shallow trench isolation using oxide slope etching |
US8501566B1 (en) * | 2012-09-11 | 2013-08-06 | Nanya Technology Corp. | Method for fabricating a recessed channel access transistor device |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4271583A (en) * | 1980-03-10 | 1981-06-09 | Bell Telephone Laboratories, Incorporated | Fabrication of semiconductor devices having planar recessed oxide isolation region |
JPS5760851A (en) * | 1980-09-17 | 1982-04-13 | Hitachi Ltd | Dielectric isolation of semiconductor integrated circuit |
JPS58134443A (ja) * | 1982-02-04 | 1983-08-10 | Toshiba Corp | 半導体装置の製造方法 |
JPS5984435A (ja) * | 1982-11-04 | 1984-05-16 | Matsushita Electric Ind Co Ltd | 半導体集積回路及びその製造方法 |
-
1986
- 1986-03-27 US US06/844,908 patent/US4696095A/en not_active Expired - Lifetime
-
1987
- 1987-03-24 JP JP62070125A patent/JPS62232142A/ja active Pending
- 1987-03-25 DE DE3752303T patent/DE3752303D1/de not_active Expired - Lifetime
- 1987-03-25 AT AT87302574T patent/ATE187845T1/de not_active IP Right Cessation
- 1987-03-25 EP EP87302574A patent/EP0239384B1/de not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPS62232142A (ja) | 1987-10-12 |
EP0239384A3 (de) | 1992-01-22 |
EP0239384B1 (de) | 1999-12-15 |
EP0239384A2 (de) | 1987-09-30 |
DE3752303D1 (de) | 2000-01-20 |
US4696095A (en) | 1987-09-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3961999A (en) | Method for forming recessed dielectric isolation with a minimized "bird's beak" problem | |
GB1340796A (en) | Self-registered doped layer for preventing field inversions in mis circuits | |
US4755477A (en) | Overhang isolation technology | |
JPS6340337A (ja) | 集積回路分離法 | |
US3966514A (en) | Method for forming dielectric isolation combining dielectric deposition and thermal oxidation | |
US4079504A (en) | Method for fabrication of n-channel MIS device | |
US4002511A (en) | Method for forming masks comprising silicon nitride and novel mask structures produced thereby | |
EP0241059A3 (de) | Verfahren zum Herstellen eines MOS-Leistungstransistors | |
US4295266A (en) | Method of manufacturing bulk CMOS integrated circuits | |
GB1190893A (en) | A Method of Manufacturing a Semiconductor Device and a Semiconductor Device Obtained Thereby | |
ATE187845T1 (de) | Verfahren zur isolierung von halbleiteranordnungen in einem substrat | |
JPS55153377A (en) | Production of semiconductor device | |
JPS5737830A (en) | Manufacture of semiconductor device | |
JPS59182537A (ja) | 半導体装置の製造方法 | |
JPS6322065B2 (de) | ||
KR930010726B1 (ko) | 반도체 장치의 소자분리방법 | |
JPS60105247A (ja) | 半導体装置の製造方法 | |
JPS59208744A (ja) | 半導体装置 | |
JPS5483778A (en) | Mos semiconductor device and its manufacture | |
KR0125312B1 (ko) | 반도체 소자의 필드산화막 형성방법 | |
KR0151260B1 (ko) | 필드산화막 형성방법 | |
JPS5791537A (en) | Manufacture of semiconductor device | |
JPS5919349A (ja) | 半導体装置およびその製造方法 | |
KR0141961B1 (ko) | 대규모 집적회로 바이폴라 트랜지스터의 에미터 콘택트 형성방법 | |
KR960039271A (ko) | 반도체 소자의 소자분리 산화막 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |