ATE174700T1 - Prozedurzustandsdeskriptorsystem für digitale datenprozessoren - Google Patents

Prozedurzustandsdeskriptorsystem für digitale datenprozessoren

Info

Publication number
ATE174700T1
ATE174700T1 AT90308983T AT90308983T ATE174700T1 AT E174700 T1 ATE174700 T1 AT E174700T1 AT 90308983 T AT90308983 T AT 90308983T AT 90308983 T AT90308983 T AT 90308983T AT E174700 T1 ATE174700 T1 AT E174700T1
Authority
AT
Austria
Prior art keywords
procedure
state
descriptor
instruction
executed
Prior art date
Application number
AT90308983T
Other languages
English (en)
Inventor
John R Ellis
Charles G Nylander
Kim R Peterson
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Application granted granted Critical
Publication of ATE174700T1 publication Critical patent/ATE174700T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
    • G06F9/4482—Procedural
    • G06F9/4484—Executing subprograms

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Communication Control (AREA)
  • Hardware Redundancy (AREA)
  • Executing Machine-Instructions (AREA)
AT90308983T 1989-09-13 1990-08-15 Prozedurzustandsdeskriptorsystem für digitale datenprozessoren ATE174700T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US40645289A 1989-09-13 1989-09-13

Publications (1)

Publication Number Publication Date
ATE174700T1 true ATE174700T1 (de) 1999-01-15

Family

ID=23608058

Family Applications (1)

Application Number Title Priority Date Filing Date
AT90308983T ATE174700T1 (de) 1989-09-13 1990-08-15 Prozedurzustandsdeskriptorsystem für digitale datenprozessoren

Country Status (5)

Country Link
US (1) US5388263A (de)
EP (1) EP0417916B1 (de)
JP (1) JPH03184123A (de)
AT (1) ATE174700T1 (de)
DE (1) DE69032835T2 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5937186A (en) * 1994-03-24 1999-08-10 International Business Machines Corporation Asynchronous interrupt safing of prologue portions of computer programs
JP2001043180A (ja) * 1999-08-03 2001-02-16 Mitsubishi Electric Corp マイクロプロセッサおよびそのための記憶装置
US7870541B1 (en) * 2004-11-01 2011-01-11 Wind River Systems, Inc. Context tracing for software with a frame pointer and a stack pointer and with a stack pointer but without a frame pointer
US8341383B2 (en) * 2007-11-02 2012-12-25 Qualcomm Incorporated Method and a system for accelerating procedure return sequences
US9262250B2 (en) * 2011-12-12 2016-02-16 Crashlytics, Inc. System and method for data collection and analysis of information relating to mobile applications
US9495311B1 (en) * 2013-12-17 2016-11-15 Google Inc. Red zone avoidance for user mode interrupts
US9594704B1 (en) 2013-12-17 2017-03-14 Google Inc. User mode interrupts

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4649472A (en) * 1981-02-04 1987-03-10 Burroughs Corporation Multi-phase subroutine control circuitry
US4493027A (en) * 1981-05-22 1985-01-08 Data General Corporation Method of performing a call operation in a digital data processing system having microcode call and return operations

Also Published As

Publication number Publication date
DE69032835T2 (de) 1999-07-01
DE69032835D1 (de) 1999-01-28
EP0417916A3 (en) 1992-04-29
EP0417916B1 (de) 1998-12-16
US5388263A (en) 1995-02-07
JPH03184123A (ja) 1991-08-12
EP0417916A2 (de) 1991-03-20

Similar Documents

Publication Publication Date Title
US4954942A (en) Software debugging system for writing a logical address conversion data into a trace memory of an emulator
EP0264216A3 (de) Eingeschlossene Domänenadressierung
EP0284364A3 (de) Hochgeschwindigkeitscomputersystem
DE69032835D1 (de) Prozedurzustandsdeskriptorsystem für digitale Datenprozessoren
EP0144779A3 (en) Parallel processing computer
JPS5447455A (en) Data processor
JPS62279438A (ja) トレ−ス回路
KR900015005A (ko) 링 축소 로직 매카니즘
KR960042412A (ko) 멀티프로세서 시스템의 인터페이스 구현 방법
JPS6482152A (en) Information processor
JPS57199052A (en) Data processing device
JP2507314B2 (ja) リンケ−ジコンベンシヨン方法
EP0264215A3 (de) Schneller Emulationseintritt
JPS60126731A (ja) プログラム制御方法
JPH0746318B2 (ja) マイクロコンピユ−タ開発支援装置
JPS6454547A (en) Information processor with program trace function
JPS6319040A (ja) 情報処理装置
JPH0228749A (ja) データ処理装置
Denny Micro-programming measurement techniques for the Burroughs B1700
JPS61151745A (ja) 割込処理方式
JPS5553747A (en) Computer of order pre-fetch system
KR900014990A (ko) 가상 컴퓨터를 위한 입.출력 처리 시스템
JPS57150038A (en) Address designating circuit
KR930004876A (ko) 다중처리 시스템에서 공유자원 액세스 방법 및 회로
JPS6125255A (ja) 簡易プロセストレ−サ

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties